

# **PI6LC48C51**

# Ethernet / SATA LVCMOS Clock Generator

#### **Features**

- → Single LVCMOS output
- → Supports 70MHz 170MHz output frequency range
- → RMS phase jitter @ 155.52MHz, (1.875MHz 20MHz): 0.2ps (typical)
- → Full 3.3V or 2.5V supply modes
- → Industrial ambient operating temperature
- → Available in lead-free package: 8-TSSOP

### Description


The PI6LC48C51 is a single LVCMOS output synthesizer optimized to generate Ethernet, SONET/SDH, or SATA reference clock frequencies and is a member of Pericom's HiFlex family of high performance clock solutions. Using a MHz crystal with different frequencies, It can generate various output frequencies with very low phase jitter.

It is ideal for Ethernet, SONET/SDH, and SATA/SAS interfaces in all kind of systems.

# **Applications**

- → Networking systems
- → SONET / SDH systems
- → Server / Storage Systems

### **Block Diagram**



1

#### **Pinout Table**

Pin No.	Pin Name	I/O Type		Description
1	VDDA	Power		Analog Power Supply
2	OE	Input	Pull-up	High: Output enabled; Low: Output high impedence
3, 4	XTAL_OUT, XTAL_IN	Crystal		Crystal Input and Output
5	FS	Input	Pull-down	Output Frequency Select
6	GND	Power		Ground
7	CLK	Output		Output Clock
8	VDD	Power		Power Supply

#### **Output Frequency Table**

FS	Crystal Frequency (MHz)	Output Frequency (MHz)	
0	20.141601	161.132812	
1	20.141601	80.566406	
0	10 52125	156.25	
1	19.53125	78.125	
0	10.44	155.52	
1	19.44	77.76	
0	10.75	150	
1	18.75	75	

# **Typical Crystal Requirement**

Parameter	Minimum	Typical	Maximum	Units
Mode of Oscillation	Fundamental			
Frequency	17.5		21.25	MHz
Equivalent Series Resistance (ESR)			50	Ω
Shunt Capacitance			7	pF
Drive Level			1	mW

2

# **Recomended Crystal Specification**

Pericom recommends:

- a) FLxxxx, SMD 3.2x2.5(4P), xxxMHz, CL=18pF, +/-20ppm http://www.pericom.com/pdf/datasheets/se/FL.pdf
- b) b) FYxxxxx, SMD 5x3.2(4P), xxxMHz, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/FY\_F9.pdf

#### Maximum Ratings (Over operating free-air temperature range)

Storage Temperature65°C to+155°C
Ambient Temperature with Power Applied40°C to+85°C
3.3V Analog Supply Voltage0.5 to +3.6V
ESD Protection (HBM) 2000V

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **DC Electrical Characteristics**

Power Supply DC Characterisitcs,  $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}\text{C})$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>DD</sub> , V <sub>DDA</sub>	Core, Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DD</sub> , V <sub>DDA</sub>	Core, Analog Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				45	mA
I <sub>DDA</sub>	Analog Supply Current				30	mA

#### DC Electrical Characteristics, $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter		Condition	Min	Тур	Max	Units
37	Innut High Voltage		$V_{\rm DD} = 3.3 V \pm 5\%$	2		V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	Input High Voltage		$V_{_{ m DD}} = 2.5 V \pm 5\%$	1.7		V <sub>DD</sub> +0.3	v
37	Innut Lovy Voltage		$V_{\rm DD} = 3.3V \pm 5\%$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		$V_{\rm DD} = 2.5 V \pm 5\%$	-0.3		0.7	v
17	Output High Voltage		$V_{\rm DD} = 3.3 \text{V} \pm 5\%$ , $I_{\rm OH} = -8 \text{mA}$	2.6			V
V <sub>OH</sub>	Output High Voltage		$V_{DD} = 2.5V \pm 5\%, I_{OH} = -4mA$	90% VDD			v
17	Output Low Voltage		$V_{DD} = 3.3V \pm 5\%, I_{OL} = 8mA$			0.4	V
Vol	Output Low voltage		$V_{DD} = 3.3V \pm 5\%, I_{OL} = 4mA$			10% VDD	v
I <sub>IH</sub>	Input High Current	OE, FS	$V_{\rm DD} = V_{\rm IN} = 3.465 V$			5, 150	uA
I <sub>IL</sub>	Input Low Current	OE, FS	$V_{\rm DD} = 3.465 \text{V}, V_{\rm IN} = 0 \text{V}$	-150,-5			uA

3

#### **Pin Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
C <sub>JN</sub>	Input Capacitance		4		pF
R <sub>PULLUP</sub>	Pull up resistor		51		kΩ
R <sub>pulldown</sub>	Pull down resistor		51		kΩ
R <sub>OUT</sub>	Output Impedence		15		Ω

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
fout	Output Frequency		70		170	MHz
$t_{ m jit(\emptyset)}$	RMS Phase Jitter, (Random) <sup>(1)</sup>	155.52MHz, (1.875MHz - 20MHz)		0.2		ps
		77.76MHz, (1.875MHz - 20MHz)		0.25		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		800	ps
0 <sub>DC</sub>	Output Duty Cycle		48		52	%

4


#### AC Electrical Characteristics, $(V_{DD} = V_{DDA}, T_A = -40 \text{ to } 85^{\circ}C)$

Note:

1. Please refer to the Phase Noise Plots.




#### **LVCMOS Test Circuit**



# **Power Supply Filtering Techniques**


As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The PI6LC48C51 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$  and  $V_{DDA}$  should be individually connected to the power supply plane through vias, and 0.1µF bypass capacitors should be used for each pin. Figure below illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$ requires that an additional 10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $V_{DDA}$  pin.

5



# **Crystal Input Interface**


The clock generator has been characterized with 18pF parallel resonant crystals. The capacitor values shown in the figure below were determined using a 17.5~21.25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




# **LVCMOS to XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in the figure below. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of the two ways. First, R1 and R2 in parallel should equal the transmission line empedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is quaranteed by using a quartz crystal.

6



# Packaging Mechanical: 8-Contact TSSOP (L)



12-0370

### **Ordering Information**

Ordering Code	Packaging Type	Package Description	Operating Temperature
PI6LC48C51LIE	L	Pb-free & Green, 8-pin TSSOP	Industrial
PI6LC48C51LIEX	L	Pb-free & Green, 8-pin TSSOP, Tape & Reel	Industrial

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated: PI6LC48C51LIE PI6LC48C51LIEX PI6LC48C51LEX PI6LC48C51LE