

## 1 MHz Bandwidth, Galvanically Isolated Current Sensor IC in SOIC-16 Package

#### FEATURES AND BENEFITS

- AEC-Q100 automotive qualified
- High bandwidth, 1 MHz analog output
- · Differential Hall sensing rejects common-mode fields
- High-isolation SOIC16 wide body package provides galvanic isolation for high-voltage applications
- Industry-leading noise performance with greatly improved bandwidth through proprietary amplifier and filter design
- UL 60950-1 (ed. 2) and UL 62368 (ed. 1) certified
  □ Dielectric Strength Voltage = 4.8 kV<sub>RMS</sub>
  - $\Box$  Basic Isolation Working Voltage = 1097 V<sub>RMS</sub>
- $\Box$  Reinforced Isolation Working Voltage = 550 V<sub>RMS</sub>
- Fast and externally configurable overcurrent fault detection
- $0.85 \text{ m}\Omega$  primary conductor resistance for low power loss and high inrush current withstand capability
- Options for 3.3 V and 5 V single supply operation
- Output voltage proportional to AC and DC current
- Factory-trimmed sensitivity and quiescent output voltage for improved accuracy
- Ratiometric output from supply voltage

#### PACKAGE: 16-Pin SOICW (suffix MA)



Not to scale




The ACS732KMA and ACS733KMA are a new generation of high bandwidth current sensor ICs from Allegro<sup>™</sup>. These devices provide a compact, fast, and accurate solution for measuring high-frequency currents in DC/DC converters and other switching power applications. The ACS732 and ACS733 offer high isolation, high bandwidth Hall-effect-based current sensing with user-configurable overcurrent fault detection. These features make them ideally suited for high-frequency transformer and current transformer replacement in applications running at high voltages.

The ACS732 and ACS733 are suitable for all markets, including automotive, industrial, commercial, and communications systems. They may be used in motor control, load detection and management, switch-mode power supplies, and overcurrent fault protection applications.

The wide body SOIC-16 package allows for easy implementation. Applied current flowing through the copper conduction path generates a magnetic field that is sensed by the IC and converted to a proportional voltage. Current is sensed differentially in order to reject external common-mode fields. Device accuracy is optimized through the close proximity of the magnetic field to the Hall transducers. A precise, proportional voltage is provided by the HallIC, which is factory-programmed after packaging for high accuracy. The fully integrated package has an internal copper conductive path with a typical resistance of 0.85 m $\Omega$ , providing low power loss.

The current-carrying pins (pins 1 through 8) are electrically isolated from the sensor leads (pins 9 through 16). This allows the devices to be used in high-side current sensing applications without the use of high-side differential amplifiers or other costly isolation techniques.

Continued on next page ...



**CB Certificate Number:** 

US-32210-M3-UL

US-36315-UL

**Figure 1: Typical Application Circuit** 

ACS732/ACS733 outputs an analog signal,  $V_{IOUT}$ , that changes proportionally with the bidirectional AC or DC primary sensed current,  $I_{P}$ , within the specified measurement range.

The overcurrent threshold may be set with a resistor divider tied to the V<sub>OC</sub> pin.

#### **DESCRIPTION** (continued)

The ACS732 and ACS733 are provided in a small, low profile, surface-mount SOIC-16 wide-body package. The leadframe is plated with 100% matte tin, which is compatible with standard lead (Pb)

free printed circuit board assembly processes. Internally, the device is lead-free. These devices are fully calibrated prior to shipment from the Allegro factory.



#### **SELECTION GUIDE**

Part Number	Optimized Range, I <sub>P</sub> (A)	Sensitivity <sup>[1]</sup> , Sens(Typ) (mV/A)	Nominal Supply Voltage, V <sub>CC</sub> , (V)	T <sub>A</sub> (°C)	Packing <sup>[2]</sup>
ACS732KMATR-65AB-T	±65	30.77	5		
ACS732KMATR-75AB-T	±75	26.67	5	-40 to 125	Tape and reel, 1000 pieces per reel
ACS733KMATR-65AB-T	±65	20.3	3.3		

 $^{[1]}$  Measured at Nominal Supply Voltage,  $V_{CC}.$ 

<sup>[2]</sup> Contact Allegro for additional packing options.

#### ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>cc</sub>		6	V
Reverse Supply Voltage	V <sub>RCC</sub>		-0.1	V
Output Voltage	V <sub>IOUT</sub>		6	V
Reverse Output Voltage	V <sub>RIOUT</sub>		-0.1	V
Fault Output Voltage	V <sub>FAULT</sub>		6	V
Reverse Fault Output Voltage	V <sub>RFAULT</sub>		-0.1	V
Forward V <sub>OC</sub> Voltage	V <sub>VOC</sub>		6	V
Reverse V <sub>OC</sub> Voltage	V <sub>RVOC</sub>		-0.1	V
Output Current	I <sub>OUT</sub>	Maximum survivable sink or source current on the output	15	mA
Maximum Continuous Current	I <sub>CMAX</sub>	$T_A = 25^{\circ}C$	60	А
Nominal Operating Ambient Temperature	T <sub>A</sub>	Range K	-40 to 125	°C
Maximum Junction Temperature	T <sub>J(max)</sub>		165	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C

#### **ESD RATINGS**

Characteristic	Symbol	Test Conditions	Value	Unit
Human Body Model	V <sub>HBM</sub>	Per AEC-Q100	±12	kV
Charged Device Model	V <sub>CDM</sub>	Per AEC-Q100	±1	kV



#### MA PACKAGE ISOLATION CHARACTERISTICS

Characteristic	Symbol	Notes	Rating	Unit
Withstand Voltage [1][2]	V <sub>ISO</sub>	Agency rated for 60 seconds per UL 62368-1 (edition 3)	3125	V <sub>RMS</sub>
Marking Voltage for Pasia location [2]	V	Maximum approved working voltage for basic (single) isolation	1550	$V_{PK  or}  V_{DC}$
Working Voltage for Basic Isolation [2]	V <sub>WVBI</sub>	according to UL 62368-1 (edition 3)	1097	V <sub>RMS</sub>
Working Voltage for Reinforced	V	Maximum approved working voltage for reinforced isolation		$V_{PK  or}  V_{DC}$
Isolation <sup>[2]</sup>	V <sub>WVRI</sub>	according to UL 62368-1 (edition 3)	565	V <sub>RMS</sub>
Impulse Withstand Voltage	VIMPULSE	Tested ±5 pulses at 2/minute in compliance to IEC 61000-4-5 1.2 $\mu s$ (rise) / 50 $\mu s$ (width)	6000	V <sub>PK</sub>
Clearance	D <sub>CL</sub>	Minimum distance through air from IP leads to signal leads	8	mm
Creepage	D <sub>CR</sub>	Minimum distance along package body from IP leads to signal leads	8	mm
Distance Through Insulation	DTI	Minimum internal distance through insulation	90	μm
Comparative Tracking Index	СТІ	Material Group II	400 to 599	V

<sup>[1]</sup> 100% Production-tested for 1 second in accorance with UL 62368-1 (edition 3).

<sup>[2]</sup> Certification is pending.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Notes	Value	Unit
Package Thermal Resistance (Junction to Ambient)	R <sub>θJA</sub>	Mounted on the standard MA/LA Current Sensor	20	°C/W
Package Thermal Metric (Junction to Top)	Ψ <sub>JT</sub>	Evaluation Board (ACSEVB-MA16-LA16)	2.4	°C/W
Package Thermal Resistance (Junction to Case)	R <sub>θJC</sub>	Simulated per the methods in JESD51-1	14	°C/W
Package Thermal Resistance (Junction to Board)	R <sub>θJB</sub>	Simulated per the methods in JESD51-8	14	°C/W

#### PINOUT DIAGRAM AND TERMINAL LIST TABLE

IP+ 1		16 VOC
IP+ 2		15 VCC
IP+ 3		14 VCC
IP+ 4		13 FAULT
IP-5		12 VIOUT
IP-6		11 GND
IP-7		10 GND
IP-8		9 PROGRAM
L	1	I

Package MA, 16-Pin SOICW Pinout Diagram

#### **Terminal List Table**

Number	Name	Description
1,2,3,4	IP+	Positive terminals for current being sensed; fused internally.
5,6,7,8	IP-	Negative terminals for current being sensed; fused internally.
9	PROGRAM	Programming input pin for factory calibration. Connect to ground for best ESD performance.
10, 11	GND	Device ground terminal.
12	VIOUT	Analog output signal.
13	FAULT	Overcurrent Fault output. Open drain.
14, 15	VCC	Device power supply terminal.
16	VOC	Set the overcurrent fault threshold via external resistor divider on this pin.



#### FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram



## 1 MHz Bandwidth, Galvanically Isolated Current Sensor IC in SOIC-16 Package

# **COMMON ELECTRICAL CHARACTERISTICS:** Over full range of $T_A$ , over supply voltage range $V_{CC(MIN)}$ through $V_{CC(MAX)}$ of a sensor variant, $C_{BYPASS} = 0.1 \ \mu$ F, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
Ourse has been to be a second se		ACS732	4.75	5.0	5.25	V
Supply Voltage	V <sub>CC</sub>	ACS733	3.14	3.3	3.46	V
Supply Current		ACS732; V <sub>CC</sub> = 5.0 V	-	24	35	mA
	I <sub>CC</sub>	ACS733; V <sub>CC</sub> = 3.3 V	-	20	35	mA
Bypass Capacitor <sup>[2]</sup>	CBYPASS	V <sub>CC</sub> to GND	0.1	_	-	μF
Output Capacitance Load	CL	V <sub>IOUT</sub> to GND	-	_	220	pF
Output Resistive Load	RL	V <sub>IOUT</sub> to GND	50	_	_	kΩ
		$V_{CC}$ = 5.0 V, T <sub>A</sub> = 25°C, R <sub>L(PULLDOWN)</sub> = 50 kΩ to GND	V <sub>CC</sub> - 0.3	_	_	V
Output Saturation Voltage	V <sub>SAT(HIGH)</sub>	$V_{CC}$ = 3.3 V, T <sub>A</sub> = 25°C, R <sub>L(PULLDOWN)</sub> = 50 k $\Omega$ to GND	V <sub>CC</sub> - 0.3	_	_	V
	V	$V_{CC}$ = 5.0 V, T <sub>A</sub> = 25°C, R <sub>L(PULLDOWN)</sub> = 50 k $\Omega$ to VCC	-	_	0.5	V
	V <sub>SAT(LOW)</sub>	$V_{CC}$ = 3.3 V, T <sub>A</sub> = 25°C, R <sub>L(PULLDOWN)</sub> = 50 k $\Omega$ to VCC	-	-	0.3	V
Primary Conductor Resistance	R <sub>IP</sub>	$T_A = 25^{\circ}C$	-	0.85	-	mΩ
Primary Hall Coupling Factor	C <sub>F(P)</sub>	$T_A = 25^{\circ}C$	-	4	-	G/A
Secondary Hall Coupling Factor	C <sub>F(s)</sub>	$T_A = 25^{\circ}C$	-	0.35	-	G/A
Hall Plate Sensitivity Matching	Sens <sub>match</sub>	T <sub>A</sub> = 25°C	-	2	-	%
Common Mode Field Rejection Ratio	CMFRR	T <sub>A</sub> = 25°C	-	7	-	mA/G
Power On Delay Time	t <sub>POD</sub>	$T_A = 25^{\circ}C$ ; when $V_{CC} \ge V_{CC(MIN)}$ until $V_{IOUT} = 90\%$ of steady state value	-	180	_	μs
Internal Bandwidth	BW	Small signal –3 dB; C <sub>L</sub> = 220 pF	-	1	-	MHz
Rise Time <sup>[3]</sup>	t <sub>r</sub>	$T_A = 25^{\circ}C, C_L = 0.22 \text{ nF}$	-	0.5	-	μs
Response Time <sup>[3]</sup>	t <sub>RESPONSE</sub>	$T_A = 25^{\circ}C, C_L = 0.22 \text{ nF}$	-	0.3	_	μs
Propagation Delay Time [3]	t <sub>pd</sub>	$T_A = 25^{\circ}C, C_L = 0.22 \text{ nF}$	-	0.2	_	μs
Output Slew Rate	SR	$T_A = 25^{\circ}C, C_L = 0.22 \text{ nF}$	-	3.2	_	V/µs
Zero Current Output Ratiometry Error	E <sub>RAT(Q)</sub>	$T_A = 25^{\circ}C$ , $V_{CC} = \pm 5$ % variation of nominal supply voltage	-16	±10	16	mV
Sensitivity Ratiometry Error	E <sub>RAT(SENS)</sub>	$T_A = 25^{\circ}C$ , $V_{CC} = \pm 5$ % variation of nominal supply voltage	-2	±1.72	2	%
Ratiometry Bandwidth	BW <sub>RAT</sub>	±100 mV on V <sub>CC</sub>	-	10	_	kHz
Linearity Error <sup>[4]</sup>	E <sub>LIN</sub>	$T_A = 25^{\circ}C$ , up to full-scale $I_P$	-	±0.5	_	%
Noise Density		$V_{CC}$ = 5.0 V, $T_A$ = 25°C, $C_L$ = 220 pF; input referred	-	120	_	µA/√Hz
NOISE DEIISILY	I <sub>ND</sub>	$V_{CC}$ = 3.3 V, $T_A$ = 25°C, $C_L$ = 220 pF; input referred	-	160	_	µA/√Hz

Continued on next page ....



## 1 MHz Bandwidth, Galvanically Isolated **Current Sensor IC in SOIC-16 Package**

COMMON ELECTRICAL CHARACTERISTICS (continued): Over full range of T<sub>A</sub>, over supply voltage range V<sub>CC(MIN)</sub> through  $V_{CC(MAX)}$  of a sensor variant,  $C_{BYPASS}$  = 0.1 µF, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
OVERCURRENT FAULT CHARAC	TERISTICS					
FAULT Response Time <sup>[5]</sup>	t <sub>RESPONSE(F)</sub>	$\label{eq:linear} \begin{array}{ c c c c c } \mbox{Time from } I_P > I_{\overline{FAULT}} \mbox{ to when } \overline{FAULT} \mbox{ pin is} \\ \mbox{pulled below } V_{\overline{FAULT}} \mbox{ input current step from 0} \\ \mbox{ to } 1.2 \times I_{\overline{FAULT}} \end{array}$	0.2	0.5	0.75	μs
FAULT Release Time [5]	t <sub>C(F)</sub>	Time from I <sub>P</sub> falling below $I_{FAULT} - I_{HYS}$ to when $V_{FAULT}$ is pulled above $V_{FAULTL}$ ; 100 pF from FAULT to ground	0.1	_	0.45	μs
FAULT Range	FAULT	Relative to the full scale of I <sub>PR</sub> ; set via the VOC pin	0.5 × I <sub>PR</sub>	_	2 × I <sub>PR</sub>	А
FAULT Output Low Voltage	V <sub>FAULT</sub>	In fault condition; $R_{F(PULLUP)} = 10 \text{ k}\Omega$	_	_	0.4	V
FAULT Pull-Up Resistance	R <sub>F(PULLUP)</sub>		10	-	500	kΩ
FAULT Leakage Current	IFAULT(LEAKAGE)		_	±5	-	μA
FAULT Hysteresis <sup>[6]</sup>	I <sub>HYST</sub>		_	0.05 × I <sub>PR</sub>	-	Α
FAULT Error <sup>[7]</sup>	EFAULT	Tested at $V_{VOC} = 0.2 \times V_{CC}$ ( $I_{FAULT}$ threshold = 100% × $I_{PR}$ )	_	E <sub>tot</sub> ±3	_	%
V <sub>OC</sub> Input Range	V <sub>VOC</sub>		0.1 × V <sub>CC</sub>	-	$0.4 \times V_{CC}$	V
V <sub>OC</sub> Input Current	I <sub>VOC</sub>		_	10	100	nA

<sup>[1]</sup> Typical values with ± are ±3 sigma values.

<sup>[2]</sup> Use of a bypass capacitor is required to increase output stability.

<sup>[3]</sup> See definitions of Dynamic Response Characteristics section of this datasheet.

[4] The sensor will continue to respond to current beyond the range of IPR until the high or low output saturation voltage. However, the nonlinearity in this region may be worse than the nominal operating range.

<sup>[5]</sup> Guaranteed by design.

[7] Fault error is defined as the value at which a fault is reported relative to the desired threshold for  $I_{FAULT}$ .



## 1 MHz Bandwidth, Galvanically Isolated **Current Sensor IC in SOIC-16 Package**

#### ACS732KMATR-65AB-T PERFORMANCE CHARACTERISTICS: Valid at T<sub>A</sub> = -40°C to 125°C and V<sub>CC</sub>= 5 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
NOMINAL PERFORMANCE	·		·	· · · · · ·		
Current Sensing Range	I <sub>PR</sub>		-65	_	65	A
Sensitivity	Sens		-	30.77	_	mV/A
Zero Current Output Voltage	V <sub>IOUT(Q)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-	0.5 × V <sub>CC</sub>	_	V
TOTAL OUTPUT ERROR COMPON			,	· · · · · · · · · · · · · · · · · · ·		
		$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-4	±2.5	4	%
Tatal Output Error <sup>[2]</sup>		$I_P = I_{PR(max)}, T_A = 125^{\circ}C$	-3	±1	3	%
Total Output Error <sup>[2]</sup>	E <sub>TOT</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C \text{ to } 125^{\circ}C$	-	±5.5	_	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	-8	±5	8	%
		$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-1.5	±0.75	1.5	%
Sensitivity Error	E <sub>SENS</sub>	$I_P = I_{PR(max)}, T_A = 125^{\circ}C$	-1.5	±0.75	1.5	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	-3	±2	3	%
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-90	±57	90	mV
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 125°C	-60	±15	60	mV
Offset Voltage Error	V <sub>OE</sub>	$I_{P} = 0 \text{ A}, T_{A} = 25^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	-	±100	_	mV
		$I_{\rm P} = 0 \text{ A}, T_{\rm A} = -40^{\circ} \text{C}$	-170	±90	170	mV
LIFETIME DRIFT CHARACTERISTI	cs	•	· · · · ·			h
Total Output Error Including Lifetime Dr	ift E <sub>TOT(DRIFT)</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C, 125^{\circ}C$	-	±20	_	%
Sensitivity Error Including Lifetime Drift	E <sub>SENS(DRIFT)</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C, 125^{\circ}C$	-	±4.3	_	%
Offset Voltage Error Including Lifetime Dr		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C, 125°C	_	±284	_	mV

<sup>[1]</sup> Typical values with ± are ±3 sigma values, except for lifetime drift, which are the average value including drift (from the worst-case stress) after AEC-Q100 qualification.

<sup>[2]</sup> Percentage of  $|_{p}$  with  $|_{p} = |_{PR(MAX)}$ , output filtered. <sup>[3]</sup> Lifetime drift characteristics are based on AEC-Q100 qualification results. Typical values are mean ±3 sigma of worst-case stress testing. Drift is a function of customer application conditions.



## 1 MHz Bandwidth, Galvanically Isolated **Current Sensor IC in SOIC-16 Package**

#### ACS732KMATR-75AB-T PERFORMANCE CHARACTERISTICS: Valid at T<sub>A</sub> = -40°C to 125°C and V<sub>CC</sub>= 5 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
NOMINAL PERFORMANCE	·	·	· · ·	`		
Current Sensing Range	I <sub>PR</sub>		-75	_	75	A
Sensitivity	Sens		-	26.67	_	mV/A
Zero Current Output Voltage	V <sub>IOUT(Q)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-	$0.5 \times V_{CC}$	_	V
TOTAL OUTPUT ERROR COMPONE			,	- ^ · · · · · · · ·		
		$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-4	±2.5	4	%
Total Output Error <sup>[2]</sup>		$I_{P} = I_{PR(max)}, T_{A} = 125^{\circ}C$	-3	±1	3	%
Total Output Error <sup>[2]</sup>	E <sub>TOT</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C \text{ to } 125^{\circ}C$	-	±5.5	_	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	8	±5	8	%
		$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-1.5	±0.75	1.5	%
Sensitivity Error	E <sub>SENS</sub>	$I_{P} = I_{PR(max)}, T_{A} = 125^{\circ}C$	-1.5	±0.75	1.5	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	-3	±2	3	%
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-90	±57	90	mV
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 125°C	-60	±15	60	mV
Offset Voltage Error	V <sub>OE</sub>	$I_{P} = 0 \text{ A}, T_{A} = 25^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	-	±100	_	mV
		$I_{\rm P} = 0 \text{ A}, T_{\rm A} = -40^{\circ} \text{C}$	-170	±90	170	mV
LIFETIME DRIFT CHARACTERISTIC	S [3]	•		`		
Total Output Error Including Lifetime Drif	t <sup>[4]</sup> E <sub>TOT(DRIFT)</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C, 125^{\circ}C$	_	±20	_	%
Sensitivity Error Including Lifetime Drift		$I_{\rm P} = I_{\rm PR(max)}, T_{\rm A} = 25^{\circ}{\rm C}, 125^{\circ}{\rm C}$	-	±4.3	_	%
Offset Voltage Error Including Lifetime Drif		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C, 125°C	_	±284	_	mV

<sup>[1]</sup> Typical values with ± are ±3 sigma values, except for lifetime drift, which are the average value including drift (from the worst-case stress) after AEC-Q100 qualification.

<sup>[2]</sup> Percentage of  $|_{p}$  with  $|_{p} = |_{PR(MAX)}$ , output filtered. <sup>[3]</sup> Lifetime drift characteristics are based on AEC-Q100 qualification results. Typical values are mean ±3 sigma of worst-case stress testing. Drift is a function of customer application conditions.



## 1 MHz Bandwidth, Galvanically Isolated **Current Sensor IC in SOIC-16 Package**


#### ACS733KMATR-65AB-T PERFORMANCE CHARACTERISTICS: Valid at T<sub>A</sub> = -40°C to 125°C and V<sub>CC</sub> = 3.3 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
NOMINAL PERFORMANCE	·					
Current Sensing Range	I <sub>PR</sub>		-65	_	65	A
Sensitivity	Sens		-	20.3	_	mV/A
Zero Current Output Voltage	V <sub>IOUT(Q)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-	$0.5 \times V_{CC}$	_	V
TOTAL OUTPUT ERROR COMPONENTS			,	· · · · · · · · · · · · · · · · · · ·		
		$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-4.5	±2.5	4.5	%
Total Output Error <sup>[2]</sup>	-	$I_P = I_{PR(max)}, T_A = 125^{\circ}C$	-3	±1	3	%
Total Output Error <sup>[2]</sup>	E <sub>TOT</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C \text{ to } 125^{\circ}C$	-	±5.5	_	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	-9	±5	9	%
	E <sub>SENS</sub>	$I_P = I_{PR(max)}, T_A = 25^{\circ}C$	-1.5	±1.25	1.5	%
Sensitivity Error		$I_P = I_{PR(max)}, T_A = 125^{\circ}C$	-1.5	±0.8	1.5	%
		$I_P = I_{PR(max)}, T_A = -40^{\circ}C$	-4	±2.5	4	%
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C	-55	±25	55	mV
		I <sub>P</sub> = 0 A, T <sub>A</sub> = 125°C	-40	±5	40	mV
Offset Voltage Error	V <sub>OE</sub>	$I_{P} = 0 \text{ A}, T_{A} = 25^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	-	±70	_	mV
		$I_{\rm P} = 0 \text{ A}, T_{\rm A} = -40^{\circ} \text{C}$	-110	±60	110	mV
LIFETIME DRIFT CHARACTERISTICS [3	]	•	÷	· · · · · ·		h
Total Output Error Including Lifetime Drift <sup>[4]</sup>	E <sub>TOT(DRIFT)</sub>	I <sub>P</sub> = I <sub>PR(max)</sub> , T <sub>A</sub> = 25°C, 125°C	-	±20	_	%
Sensitivity Error Including Lifetime Drift <sup>[5]</sup>	E <sub>SENS(DRIFT)</sub>	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C, 125^{\circ}C$	-	±4.3	_	%
Offset Voltage Error Including Lifetime Drift [6]	V <sub>OE(DRIFT)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C, 125°C	-	±284	_	mV


<sup>[1]</sup> Typical values with ± are ±3 sigma values, except for lifetime drift, which are the average value including drift (from the worst-case stress) after AEC-Q100 qualification.

<sup>[2]</sup> Percentage of  $|_{p}$  with  $|_{p} = |_{PR(MAX)}$ , output filtered. <sup>[3]</sup> Lifetime drift characteristics are based on AEC-Q100 qualification results. Typical values are mean ±3 sigma of worst-case stress testing. Drift is a function of customer application conditions.















For information regarding bandwidth characterization methods used for the ACS732 and ACS733, see the "Characterizing System Bandwidth" application note on the Allegro <u>website</u>.




#### CHARACTERISTIC PERFORMANCE: ACS732 (5 V), Rise Time

Test Conditions:  $T_A = 25^{\circ}C$ ,  $C_{BYPASS} = 0.1 \mu$ F,  $C_{LOAD} = 220 \text{ pF}$ . Input Step = 25 A with 0.3  $\mu$ s rise time.




 $\label{eq:response time} \ensuremath{\text{Response Time}} \ensuremath{\text{Test Conditions: }} T_A = 25^\circ\text{C}, \ensuremath{\text{C}_{\text{BYPASS}}} = 0.1 \ \mu\text{F}, \ensuremath{\text{C}_{\text{LOAD}}} = 220 \ \text{pF. Input Step} = 25 \ \text{A with } 0.3 \ \mu\text{s rise time.} \ensuremath{}$ 





## 1 MHz Bandwidth, Galvanically Isolated Current Sensor IC in SOIC-16 Package



Propagation Delay Time

#### **OVERCURRENT FAULT**

#### **Overcurrent Fault**

The ACS732 and ACS733 have fast and accurate overcurrent fault detection circuitry. The overcurrent fault threshold ( $I_{FAULT}$ ) is user-configurable via an external resistor divider and supports a range of 50% to 200% of the full-scale primary input ( $I_{PR(MAX)}$ ). Fault response and the overcurrent fault thresholds are described in the following sections.

#### **Fault Response**

The high bandwidth of the ACS732 and ACS733 devices allow for extremely fast and accurate overcurrent fault detection. An overcurrent event occurs when the magnitude of the input current (I<sub>p</sub>) exceeds the user-set threshold (I<sub>FAULT</sub>). Fault response time (t<sub>RESPONSE(F)</sub>) is defined from the time I<sub>p</sub> goes above I<sub>FAULT</sub> to the time the FAULT pin goes below V<sub>FAULT</sub>. Overcurrent fault response is illustrated in Figure 3. When I<sub>p</sub> goes below I<sub>FAULT</sub> – I<sub>HYST</sub>, the FAULT pin will be released. The rise time of V<sub>FAULT</sub> will depend on the value of the resistor R<sub>F(PULLUP)</sub> and the capacitance on the pin.

#### Setting the Overcurrent Fault Threshold

The overcurrent fault threshold (I<sub>FAULT</sub>) is set via a resistor divider from V<sub>CC</sub> to ground on the VOC pin. The voltage on the VOC pin, V<sub>VOC</sub>, may range from  $0.1 \times V_{CC}$  to  $0.4 \times V_{CC}$ . I<sub>FAULT</sub> may be set anywhere from 50% to 200% I<sub>PR(MAX)</sub>.

Overcurrent fault threshold versus V<sub>VOC</sub> is shown in Figure 4.

The equation for calculating the trip current is shown below. For bidirectional devices, the fault will trip for both positive and negative currents.

$$I_{FAULT} = I_{PR(MAX)} \left\{ 5 \times \frac{V_{VOC}}{V_{CC}} \right\}$$

This may be rearranged to solve for the appropriate  $V_{\rm VOC}$  value based on a desired over current fault threshold, shown by the equation:

$$V_{VOC} = \frac{V_{CC}}{5} \times \frac{I_{FAULT}}{I_{PR(MAX)}}$$

By setting  $V_{VOC}$  with a resistor divider from  $V_{CC}$ , the ratio of  $V_{VOC} / V_{CC}$  will remain constant with changes to  $V_{CC}$ . In this regard, the fault trip point will remain constant even as the supply voltage varies.




Figure 3: Overcurrent Fault Response




Figure 4: Fault Threshold vs. V<sub>VOC</sub>

It is best practice to use resistor values < 10 k $\Omega$  for setting V<sub>VOC</sub>. With larger resistor values, the leakage current on VOC may result in errors in the trip point.



## 1 MHz Bandwidth, Galvanically Isolated Current Sensor IC in SOIC-16 Package

#### DEFINITIONS OF DYNAMIC RESPONSE CHARACTERISTICS

#### Power-On Delay Time (t<sub>POD</sub>)

When the supply is ramped to its operating voltage, the device requires a finite amount of time to power its internal components before responding to an input magnetic field. Power-On Delay Time ( $t_{POD}$ ) is defined as the time interval between a) the power supply has reached its minimum specified operating voltage ( $V_{CC(MIN)}$ ), and b) when the sensor output has settled within  $\pm 10\%$  of its steady-state value under an applied magnetic field. Power-On Delay Time is illustrated in Figure 5.

# V<sub>CC</sub>(typ.) 90% V<sub>IOUT</sub> V<sub>CC</sub>(min.) V<sub>CC</sub>(min.) V<sub>CC</sub>(min.) V<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>2</sub> t<sub>POD</sub> t<sub>1</sub> t<sub>2</sub> t<sub>POD</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>2</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub> t<sub>1</sub> t<sub>1</sub> t<sub>2</sub> t<sub>1</sub>

Figure 5: Power-On Delay Time (t<sub>POD</sub>)

#### Rise Time (t<sub>r</sub>)


The time interval between a) when the sensor reaches 10% of its full-scale value, and b) when it reaches 90% of its full-scale value.

#### Propagation Delay (t<sub>pd</sub>)


The time interval between a) when the sensed input current reaches 20% of its full-scale value, and b) when the sensor output reaches 20% of its full-scale value.

#### Response Time (t<sub>RESPONSE</sub>)

The time interval between a) when the sensed input current reaches 80% of its final value, and b) when the sensor output reaches 80% of its full-scale value.









## 1 MHz Bandwidth, Galvanically Isolated Current Sensor IC in SOIC-16 Package

#### DEFINITIONS OF ACCURACY CHARACTERISTICS

**Sensitivity (Sens).** The change in sensor IC output in response to a 1 A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity (G/A) (1 G = 0.1 mT) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

**Nonlinearity** ( $E_{LIN}$ ). The nonlinearity is a measure of how linear the output of the sensor IC is over the full current measurement range. The nonlinearity is calculated as:

$$E_{LIN} = \left\{ 1 - \left[ \frac{V_{IOUT}(I_{PR(max)}) - V_{IOUT(Q)}}{2 \times V_{IOUT}(I_{PR(max)}/2) - V_{IOUT(Q)}} \right] \right\}$$

where  $V_{IOUT}(I_{PR(max)})$  is the output of the sensor IC with the maximum measurement current flowing through it and  $V_{IOUT}(I_{PR(max)}/2)$  is the output of the sensor IC with half of the maximum measurement current flowing through it.

**Zero Current Output Voltage (V**<sub>IOUT(Q)</sub>). The output of the sensor when the primary current is zero. For a unipolar supply voltage, it nominally remains at  $0.5 \times V_{CC}$  for a bidirectional device and  $0.1 \times V_{CC}$  for a unidirectional device. For example, in the case of a bidirectional output device,  $V_{CC} = 3.3$  V translates into  $V_{IOUT(Q)} = 1.65$  V. Variation in  $V_{IOUT(Q)}$  can be attributed to the resolution of the Allegro linear IC quiescent voltage trim and thermal drift.

**Offset Voltage (V**<sub>OE</sub>). The deviation of the device output from its ideal quiescent value of  $0.5 \times V_{CC}$  (bidirectional) or  $0.1 \times V_{CC}$  (unidirectional) due to nonmagnetic causes. To convert this voltage to amperes, divide by the device sensitivity, Sens.

**Total Output Error** ( $\mathbf{E}_{TOT}$ ). The difference between the current measurement from the sensor IC and the actual current ( $I_p$ ), relative to the actual current. This is equivalent to the difference between the ideal output voltage and the actual output voltage, divided by the ideal sensitivity, relative to the current flowing through the primary conduction path:

$$E_{TOT}(I_P) = \frac{V_{IOUT_{ideal}}(I_P) - V_{IOUT}(I_P)}{Sens_{ideal}(I_P) \times I_P} \times 100 \ (\%)$$

The Total Output Error incorporates all sources of error and is a function of I<sub>P</sub>. At relatively high currents,  $E_{TOT}$  will be mostly due to sensitivity error, and at relatively low currents,  $E_{TOT}$  will be mostly due to Offset Voltage (V<sub>OE</sub>). In fact, as I<sub>P</sub> approaches zero,  $E_{TOT}$  approaches infinity due to the offset voltage. This is illustrated in Figure 8 and Figure 9. Figure 8 shows a distribution of output voltages versus I<sub>P</sub> at 25°C and across temperature. Figure 9 shows the corresponding  $E_{TOT}$  versus I<sub>P</sub>.




Figure 8: Output Voltage versus Sensed Current




Figure 9: Total Output Error versus Sensed Current



#### APPLICATION INFORMATION

#### Ratiometry

The ACS732 and ACS733 are both ratiometric sensors. This means that for a given change in supply voltage, the device's zero current output voltage and sensitivity will scale proportionally.

#### **Sensitivity Ratiometry**

Ideally, a 5% increase in  $V_{CC}$  will result in a 5% increase in sensitivity. However, the ratiometric response of any sensor is not ideal. Ratiometric Sensitivity Error  $E_{RAT(SENS)}$  is specified by the equation:

$$E_{RAT(SENS)} = 100\% \times (1 - \frac{Sensitivity_{VCC}}{Sensitivity_{VCC(N)}} \times \frac{V_{CC(N)}}{V_{CC}} E^2$$

where  $V_{CC(N)}$  is equal to the nominal  $V_{CC}$  (3.3 V, or 5.0 V) and Sensitivity<sub>VCC(N)</sub> is the measured sensitivity at nominal  $V_{CC}$  for a particular device. The symbol  $V_{CC}$  is the measured  $V_{CC}$  value in application and Sensitivity<sub>VCC</sub> is the measured sensitivity at that  $V_{CC}$  level for a particular device.

#### Zero Current Offset Ratiometry

Ratiometric error for Zero Current Offset may be calculated using the following equation:

$$E_{RAT(Q)} = V_{IOUT(Q)VCC} - V_{IOUT(Q)VCC(N)} \times \frac{V_{CC}}{V_{CC(N)}}$$

Where  $V_{CC(N)}$  is equal to the nominal  $V_{CC}$  (3.3 V, or 5.0 V) and  $V_{IOUT(Q)VCC(N)}$  is the measured Zero Current Offset voltage at nominal  $V_{CC}$  for a particular device. The symbol  $V_{CC}$  is the measured  $V_{CC}$  value in application and  $V_{IOUT(Q)VCC}$  is the measured zero current offset voltage for a particular device.

#### Estimating Total Error vs. Sensed Current

The performance characteristics tables give distribution (±3 sigma) values for Total Error at  $I_{PR(MAX)}$ ; however, one may be interested in the expected error at a particular current. This error may be estimated using the distribution data for the components of Total Error, Sensitivity Error, and Offset Voltage. The ±3 sigma value for Total Error ( $E_{TOT}$ ) as a function if the sensed current is estimated as:

$$E_{TOT}(I_p) = \sqrt{E_{SENS}^2 + \left(\frac{100 \times V_{OE}}{Sens \times I_p}\right)^2}$$

where  $E_{SENS}$  and  $V_{OE}$  are the ±3 sigma values for those error terms.

If there is an average sensitivity error or average offset voltage, then the average Total Error is estimated as:

$$E_{TOT_{AVG}}(I_p) = E_{SENS_{AVG}} + \frac{100 \times V_{OE_{AVG}}}{Sens \times I_p}$$

#### Layout Guidelines


There are a few considerations during PCB layout that will help to maintain high accuracy when using Allegro's integrated current sensors. Below is a list of common layout mistakes that should be avoided:

- Extending current carrying traces too far beneath the IC, or injecting current from the side of the IC
- Placing secondary current phase traces too close to or below the IC

#### **Extending the Current Traces**

The length of copper trace beneath the IC may impact the path of current flowing through the IP bus. This may cause variation in the coupling factor from the primary current loop of the package to the IC, and may reduce the overall creepage distance in application.

It is best practice for the current to approach the IC parallel to the current-carrying pins, and for the current-carrying trace to not creep towards the center of the package. Refer to Figure 10.



#### Figure 10: Best Practice Layout Techniques for Current Traces

If current must approach the package from the side, it is recommended to reduce the angle as much as possible. For more information on best current sensor layout practices refer to the application note "Techniques to Minimize Common-Mode Field Interference When Using Allegro Current Sensor ICs" on the Allegro website.



#### Thermal Rise vs. Primary Current

Self-heating due to the flow of current should be considered during the design of any current sensing system. The sensor, printed circuit board (PCB), and contacts to the PCB will generate heat as current moves through the system.

The thermal response is highly dependent on PCB layout, copper thickness, cooling techniques, and the profile of the injected current. The current profile includes peak current, current "on-time", and duty cycle. While the data presented in this section was collected with direct current (DC), these numbers may be used to approximate thermal response for both AC signals and current pulses.

The plot in Figure 11 shows the measured rise in steady-state die temperature of the ACS732/3 versus continuous current at an ambient temperature,  $T_A$ , of 25°C. The thermal offset curves may be directly applied to other values of  $T_A$ . Conversely, Figure 12 shows the maximum continuous current at a given  $T_A$ . Surges beyond the maximum current listed in Figure 12 are allowed given the maximum junction temperature,  $T_{J(MAX)}$  (165°C), is not exceeded.





Figure 12: Maximum Continuous Current at a Given T<sub>A</sub>

The thermal capacity of the ACS732/3 should be verified by the end user in the application's specific conditions. The maximum junction temperature,  $T_{J(MAX)}$ , should not be exceeded. Further information on this application testing is available in the DC and Transient Current Capability application note on the Allegro website.

#### ASEK73x Evaluation Board Layout


Thermal data shown in Figure 11 was collected using the ASEK73x Evaluation Board (TED-0002717). This board includes 1500 mm<sup>2</sup> of 2 oz. (0.0694 mm) copper connected to pins 1 through 4 and pins 5 through 8, with thermal vias connecting the layers. Top and bottom layers of the PCB are shown below in Figure 13.



#### Figure 13: Top and Bottom Layers for ASEK73x Evaluation Board

Gerber files for the ASEK73x evaluation board are available for download from our website. Please see the technical documents section of the ACS733 and ACS732 device webpage.





NOT TO SCALE All dimensions in millimeters.

Figure 14: High-Isolation PCB Layout



#### PACKAGE OUTLINE DRAWING




Figure 15: Package MA, 16-Pin SOICW



**Revision History** 

Number	Date	Description
-	February 8, 2019	Initial release
1	May 13, 2019	Updated Isolation Characteristics table (page 2)
2	August 22, 2019	Added Maximum Continuous Current to Absolute Maximum Ratings table (page 2), ESD ratings table (page 3), and updated thermal data section (page 18)
3	September 10, 2019	Added Hall plate dimensions (page 20).
4	December 20, 2019	Corrected Reverse V <sub>OC</sub> Voltage value (page 2); added Distance Through Insulation and Comparative Tracking Index to Isolation Characteristics table (page 3); updated Rise Time, Response Time, Propagation Delay, and Output Slew Rate test conditions, and added Output Slew Rate (page 5); updated Typical Frequency Response plots (page 11).
5	September 4, 2020	Updated UL Certificate number (page 1).
6	October 7, 2020	Added ACS732KMATR-75AB-T variant; updated UL certification status and Isolation Characteristics table (pages 1, 3).
7-8	November 18, 2021	Updated package drawing per DWG-0000388, Rev. 1; corrected file submission
9	May 18, 2022	Updated Lifetime Drift Characteristics tables (pages 7-9)
10	September 21, 2023	Updated hyperlink to application note on website (page 12); updated Isolation Characteristics (page 3)
11	January 19, 2024	Added Thermal Characteristics (page 3)

Copyright 2024, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

#### www.allegromicro.com



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Allegro MicroSystems:

ACS732KMATR-65AB-T