

Not for New Design

The ACS717 is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available.

Date of status change: November 1, 2023

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, refer to ACS37002 (recommended for its high accuracy and included features) or ACS725.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



FEATURES AND BENEFITS

- IEC/UL 60950-1 Ed. 2 certified to:
 - ☐ Dielectric Strength = 4800 Vrms (tested for 60 seconds)
 - ☐ Basic Isolation = 1550 Vpeak
 - ☐ Reinforced Isolation = 800 Vpeak
- Small footprint, low-profile SOIC16 wide-body package suitable for space constrained applications that require high galvanic isolation
- 0.85 mΩ primary conductor for low power loss and high inrush current withstand capability
- Low, 400 μA_{RMS}√Hz noise density results in typical input referred noise of 70 mA(rms) at max bandwidth (40 kHz)
- 3.3 V, single supply operation
- Output voltage proportional to AC or DC current
- Factory-trimmed sensitivity and quiescent output voltage for improved accuracy
- Chopper stabilization results in extremely stable quiescent output voltage
- Ratiometric output from supply voltage





PACKAGE: 16-Pin SOICW (suffix MA)



Not to scale


DESCRIPTION

The Allegro™ACS717 current sensor IC is an economical, high isolation solution for AC or DC current sensing in industrial, commercial, and communications systems. The small package is ideal for space constrained applications, though the wide-body provides the creepage and clearance needed for high isolation. Typical applications include motor control, load detection and management, switched-mode power supplies, and overcurrent fault protection.

The device consists of a low-offset, linear Hall sensor circuit with a copper conduction path located near the surface of the die. Applied current flowing through this copper conduction path generates a magnetic field which is sensed by the integrated Hall IC and converted into a proportional voltage. Device accuracy is optimized through the close proximity of the magnetic field to the Hall transducer. A proportional voltage is provided by the low-offset, chopper-stabilized BiCMOS Hall IC, which is programmed for accuracy after packaging. The output of the device has a positive slope when an increasing current flows through the primary copper conduction path (from pins 1 through 4, to pins 5 through 8), which is the path used for current sensing. The internal resistance of this conductive path is $0.85~\text{m}\Omega$ typical, providing low power loss.

The terminals of the conductive path are electrically isolated from the sensor leads (pins 10 through 15). This allows the ACS717 current sensor IC to be used in high-side current sense applications without the use of high-side differential amplifiers or other costly isolation techniques.

The ACS717 is provided in a small, low profile surface mount SOICW16 package (suffix MA). The device is lead (Pb) free with 100% matte tin leadframe plating. The device is fully calibrated prior to shipment from the factory.



SPECIFICATIONS

SELECTION GUIDE

Part Number	І _Р (А)	Sens(Typ) at V _{CC} = 3.3 V (mV/A)	T _A (°C)	Packing ^[1]
ACS717KMATR-10B-T [2]	±10	132	-40 to 125	Tana and real 1000 pieces per real
ACS717KMATR-20B-T [2]	±20	66	-40 (0 125	Tape and reel, 1000 pieces per reel



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V _{CC}		7	V
Reverse Supply Voltage	V _{RCC}		-0.1	V
Output Voltage	V _{IOUT}		25	V
Reverse Output Voltage	V _{RIOUT}		-0.1	V
Operating Ambient Temperature	T _A	Range K	-40 to 125	°C
Junction Temperature	T _{J(max)}		165	°C
Storage Temperature	T _{stg}		-65 to 165	°C

ESD RATINGS

Characteristic	Symbol	Notes	Rating	Units
Human Body Model	V_{HBM}		±8	kV
Charged Device Model	V _{CDM}		±1	kV

ISOLATION CHARACTERISTICS


Characteristic	Symbol	Notes	Rating	Unit
Dielectric Strength Test Voltage	V _{ISO}	Agency type tested for 60 seconds per IEC/UL 60950-1 (2nd Edition). Production tested for 1 second at 3000 $V_{\rm RMS}$ in accordance with IEC/UL 60950-1 (2nd Edition).	4800	V_{RMS}
Washing Valtage for Regis legistics		Maximum approved working voltage for basic (single)	1550	V _{PK} or VDC
Working Voltage for Basic Isolation	V_{WVBI}	isolation according IEC/UL 60950-1 (2nd Edition).	1097	V_{RMS}
Working Voltage for Reinforced Isolation	V	Maximum approved working voltage for reinforced isolation	800	V _{PK} or VDC
Working Voltage for Reinforced Isolation	V_{WVRI}	according to IEC/UL 60950-1 (2nd Edition)	565	V_{RMS}
Clearance	D _{cl}	Minimum distance through air from IP leads to signal leads.	7.5	mm
Creepage [1]	D _{cr}	Minimum distance along package body from IP leads to signal leads.	8.2	mm
Distance Through Insulation	DTI	Minimum internal distance through insulation	90	μm
Comparative Tracking Index	CTI	Material Group II	400 to 599	V

^[1] In order to maintain this creepage in applications, the user should add a slit in the PCB under the package. Otherwise, the pads on the PCB will reduce the creepage.




^[1] Contact Allegro for additional packing options.

^[2] Variant not intended for automotive applications.



Functional Block Diagram



Package MA, 16-Pin SOICW

Terminal List Table

Number	Name	Description
1, 2, 3, 4	IP+	Terminals for current being sensed; fused internally
5, 6, 7, 8	IP-	Terminals for current being sensed; fused internally
9, 16	NC	No internal connection; recommended to be left unconnected in order to maintain high creepage.
11, 13. 14	NC	No internal connection; recommended to connect to GND for the best ESD performance
10	VCC	Device power supply terminal
12	VIOUT	Analog output signal
15	GND	Signal ground terminal

High Isolation Linear Current Sensor IC with 850 μΩ Current Conductor

COMMON ELECTRICAL CHARACTERISTICS [1]: T_A Range K, valid at $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V _{CC}		3	3.3	3.6	V
Supply Current	I _{CC}	V _{CC(min)} < V _{CC} < V _{CC(max)} , output open	_	6	7.5	mA
Output Capacitance Load	C _L	VIOUT to GND	_	_	1	nF
Output Resistive Load	R _L	VIOUT to GND	15	_	_	kΩ
Primary Conductor Resistance	R _P	T _A = 25°C	_	0.85	_	mΩ
Primary Conductor Inductance	L _{IP}	T _A = 25°C	_	4	_	nH
Magnetic Coupling Factor	C _F		_	4.5	_	G/A
Rise Time	t _r	T _A = 25°C, C _L = 0 nF	_	10	_	μs
Propagation Delay	t _{pd}	T _A = 25°C, C _L = 0 nF	_	5	_	μs
Response Time	t _{RESPONSE}	T _A = 25°C, C _L = 0 nF	_	13	_	μs
Output Slew Rate	SR	T _A = 25°C, C _L = 0 nF	_	0.11	_	V/µs
Internal Bandwidth	BWi	Small signal –3 dB	_	40	_	kHz
Noise Density	I _{ND}	Input referenced noise density; T _A = 25°C, C _L = 1 nF	_	400	_	μA _(rms) / √Hz
Noise	I _N	Input referenced noise; BWi = 40 kHz, T _A = 25°C, C _L = 1 nF	_	80	_	mA _(rms)
Nonlinearity	E _{LIN}	Across full range of I _P	_	±1	_	%
Saturation Voltage [2]	V _{OH}	$R_L = R_L(min)$	V _{CC} - 0.3	-	_	V
Saturation voitage (=)	V _{OL}	$R_L = R_L(min)$	_	_	0.3	V
Power-On Time	t _{PO}	T _A = 25°C	_	35	_	μs

^[1] Device may be operated at higher primary current levels, I_P, ambient temperatures, T_A, and internal leadframe temperatures, provided the Maximum Junction Temperature, T_J(max), is not exceeded.



^[2] The sensor IC will continue to respond to current beyond the range of I_P until the high or low saturation voltage; however, the nonlinearity in this region will be worse than through the rest of the measurement range.

High Isolation Linear Current Sensor IC with 850 $\mu\Omega$ Current Conductor

xKMATR-10B PERFORMANCE CHARACTERISTICS: Valid at $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Units	
NOMINAL PERFORMANCE							
Current Sensing Range	I _{PR}		-10	-	10	Α	
Sensitivity	Sens	$I_{PR}(min) < I_{P} < I_{PR}(max)$	_	132	_	mV/A	
Zero Current Output Voltage	V _{IOUT(Q)}	Bidirectional; I _P = 0 A	_	V _{CC} × 0.5	-	V	
ACCURACY PERFORMANCE							
		$I_P = I_{PR(max)}; T_A = 25^{\circ}C$	- 5	-1 ±2	5	%	
Total Output Error [2]	_	$I_P = I_{PR(max)}; T_A = 85^{\circ}C$	_	-2 ±2	_	%	
Total Output Enon (=)	E _{TOT}	$I_P = I_{PR(max)}$; $T_A = 125^{\circ}C$	_	-1 ±3	_	%	
		$I_P = I_{PR(max)}; T_A = -40^{\circ}C$	_	1 ±3	_	%	
TOTAL OUTPUT ERROR COM	IPONENTS	[3] $E_{TOT} = E_{SENS} + 100 \times V_{OE}/(Sens \times I_P)$					
	E _{SENS}	$T_A = 25$ °C; measured at $I_P = I_{PR(max)}$	-4	-1 ±2	4	%	
Sensitivity Error		$T_A = 85$ °C; measured at $I_P = I_{PR(max)}$	_	-1.5±2	_	%	
Censitivity Linoi		$T_A = 125$ °C; measured at $I_P = I_{PR(max)}$	_	-1 ±3	_	%	
		$T_A = -40$ °C; measured at $I_P = I_{PR(max)}$	_	1 ±3	_	%	
		$T_A = 25^{\circ}C; I_P = 0 A$	-40	±10	40	mV	
Voltage Offset Error [4]	V _{OE}	$T_A = 85^{\circ}C; I_P = 0 A$	_	±15	_	mV	
Voltage Offset Effort	V OE	$T_A = 125^{\circ}C; I_P = 0 A$	_	-5 ±20	_	mV	
		$T_A = -40$ °C; $I_P = 0$ A	_	10 ±20	_	mV	
LIFETIME DRIFT CHARACTE	RISTICS						
Sensitivity Error Lifetime Drift	E _{SENS} _ DRIFT		_	±2	_	%	
Total Output Error Lifetime Drift	E _{TOT_DRIFT}		_	±2	_	%	

^[1] Typical values with ± are 3 sigma values.



^{|2|} Percentage of I_p, with I_p = I_{pR(max)}.
|3| A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage, as that would violate the maximum/minimum total output error specification. Also, 3 sigma distribution values are combined by taking the square root of the sum of the squares. See Application Information section.

^[4] Voltage Offset Error does not incorporate any error due to external magnetic fields. See section: Impact of External Magnetic Fields.

High Isolation Linear Current Sensor IC with 850 $\mu\Omega$ Current Conductor

xKMATR-20B PERFORMANCE CHARACTERISTICS: Valid at $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Units	
NOMINAL PERFORMANCE							
Current Sensing Range	I _{PR}		-20	-	20	Α	
Sensitivity	Sens	$I_{PR}(min) < I_{P} < I_{PR}(max)$	-	66	_	mV/A	
Zero Current Output Voltage	V _{IOUT(Q)}	Bidirectional; I _P = 0 A	_	V _{CC} × 0.5	-	V	
ACCURACY PERFORMANCE							
		$I_P = I_{PR(max)}; T_A = 25^{\circ}C$	– 5	±2	5	%	
Total Output Error ^[2]	_	$I_P = I_{PR(max)}; T_A = 85^{\circ}C$	_	±2	_	%	
Total Output Error (4)	E _{TOT}	$I_P = I_{PR(max)}$; $T_A = 125^{\circ}C$	-	±2	_	%	
		$I_P = I_{PR(max)}; T_A = -40^{\circ}C$	-	2 ±2	_	%	
TOTAL OUTPUT ERROR COM	IPONENTS	[3] $E_{TOT} = E_{SENS} + 100 \times V_{OE}/(Sens \times I_P)$					
	F	$T_A = 25$ °C; measured at $I_P = I_{PR(max)}$	-4	±2	4	%	
Sensitivity Error		$T_A = 85$ °C; measured at $I_P = I_{PR(max)}$	_	±2	_	%	
Oerisitivity Life	E _{SENS}	$T_A = 125$ °C; measured at $I_P = I_{PR(max)}$	_	±2	_	%	
		$T_A = -40$ °C; measured at $I_P = I_{PR(max)}$	_	1.5 ±2	_	%	
		$T_A = 25^{\circ}C; I_P = 0 A$	-4 0	±5	40	mV	
Voltage Offset Error [4]	\ \ <u>\</u>	$T_A = 85^{\circ}C; I_P = 0 A$	_	±10	_	mV	
Voltage Offset Effort	V _{OE}	$T_A = 125^{\circ}C; I_P = 0 A$	_	–5 ±15	_	mV	
		$T_A = -40$ °C; $I_P = 0$ A	-	5 ±10	_	mV	
LIFETIME DRIFT CHARACTE	RISTICS						
Sensitivity Error Lifetime Drift	E _{SENS} _ DRIFT		_	±2	_	%	
Total Output Error Lifetime Drift	E _{TOT_DRIFT}		_	±2	_	%	

^[1] Typical values with ± are 3 sigma values.





^{|2|} Percentage of I_p, with I_p = I_{pR(max)}.
|3| A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage, as that would violate the maximum/minimum total output error specification. Also, 3 sigma distribution values are combined by taking the square root of the sum of the squares. See Application Information section.


^[4] Voltage Offset Error does not incorporate any error due to external magnetic fields. See section: Impact of External Magnetic Fields.


CHARACTERISTIC PERFORMANCE


xKMATR-10B Key Parameters



















xKMATR-20B Key Parameters















CHARACTERISTIC PERFORMANCE ACS717 TYPICAL FREQUENCY RESPONSE



For information regarding bandwidth characterization methods used for the ACS717, see the "Characterizing System Bandwidth" application note (https://www.allegromicro.com/en/insights-and-innovations/technical-documents/hall-effect-sensor-ic-publications/an-effective-method-for-characterizing-system-bandwidth-an296169) on the Allegro website.



RESPONSE CHARACTERISTICS DEFINITIONS AND PERFORMANCE DATA

Response Time (t_{RESPONSE})

The time interval between a) when the sensed input current reaches 90% of its final value, and b) when the sensor output reaches 90% of its full-scale value.

Propagation Delay (tpd)

The time interval between a) when the sensed input current reaches 20% of its full-scale value, and b) when the sensor output reaches 20% of its full-scale value.

Rise Time (t_r)


The time interval between a) when the sensor reaches 10% of its full-scale value, and b) when it reaches 90% of its full-scale value.

Output Slew Rate (SR)

The rate of change $[V/\mu s]$ in the output voltage from a) when the sensor reaches 10% of its full-scale value, and b) when it reaches 90% of its full-scale value.

Response Time, Propagation Delay, Rise Time, and Output Slew Rate

Applied current step with 10%-90% rise time = 0.3 μ s Test Conditions: $T_A = 25^{\circ}$ C, $C_{BYPASS} = 0.1 \mu$ F, $C_L = 0$ F





POWER ON FUNCTIONAL DESCRIPTION AND PERFORMANCE DATA

Power-On Time (tpO)


When the supply is ramped to its operating voltage, the device requires a finite amount of time to power its internal components before responding to an input magnetic field. Power-On Time (t_{PO}) is defined as the time interval between a) the power supply has reached its minimum specified operating voltage ($V_{CC(min)}$), and b) when the sensor output has settled within $\pm 10\%$ of its steady-state value under an applied magnetic field.

Power-On Profile

After applying power, the part remains off in a known state referred to as Power-on Reset, or POR. The device stays in this state until the voltage reaches a point at which the device will remain powered. The power-on profile below illustrates the intended power on/off. A pull-down resistor was used on the output of the tested device.


Power-On Time (t_{PO})

Test Conditions: T_A = 25°C, C_{BYPASS} = 0.1 μF , R_{PD} = 10 $k\Omega$



Power-On Profile

Supply voltage ramp rate = 1V/ms





DEFINITIONS OF ACCURACY CHARACTERISTICS

Sensitivity (Sens). The change in sensor IC output in response to a 1A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity (G/A) (1 G = 0.1 mT) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

Nonlinearity (E_{LIN}). The nonlinearity is a measure of how linear the output of the sensor IC is over the full current measurement range. The nonlinearity is calculated as:

$$E_{LIN} = \left\{ 1 - \left[\frac{V_{IOUT}(I_{PR}(\text{max})) - V_{IOUT(Q)}}{2 \times V_{IOUT}(I_{PR}(\text{max})/2) - V_{IOUT(Q)}} \right] \right\} \times 100 \text{ (\%)}$$

where $V_{IOUT}(I_{PR}(max))$ is the output of the sensor IC with the maximum measurement current flowing through it and $V_{IOUT}(I_{PR}(max)/2)$ is the output of the sensor IC with half of the maximum measurement current flowing through it.

Zero Current Output Voltage (V_{IOUT(Q)}). The output of the sensor when the primary current is zero. For a unipolar supply voltage, it nominally remains at at $0.5 \times V_{CC}$ for a bidirectional device and $0.1 \times V_{CC}$ for a unidirectional device. For example, in the case of a bidirectional output device, $V_{CC} = 3.3$ V translates into $V_{IOUT(Q)} = 1.65$ V. Variation in $V_{IOUT(Q)}$ can be attributed to the resolution of the Allegro linear IC quiescent voltage trim and thermal drift.

Voltage Offset Error (V_{OE}). The deviation of the device output from its ideal quiescent value of $0.5 \times V_{CC}$ (bidirectional) or $0.1 \times V_{CC}$ (unidirectional) due to nonmagnetic causes. To convert this voltage to amperes, divide by the device sensitivity, Sens.

Total Output Error (E_{TOT}). The the difference between the current measurement from the sensor IC and the actual current (I_P), relative to the actual current. This is equivalent to the difference between the ideal output voltage and the actual output voltage, divided by the ideal sensitivity, relative to the current flowing through the primary conduction path:

$$E_{\text{TOT}}(I_{\text{P}}) = \frac{V_{\text{IOUT_ideal}}(I_{\text{P}}) - V_{\text{IOUT}}(I_{\text{P}})}{\text{Sens}_{\text{ideal}}(I_{\text{P}}) \times I_{\text{P}}} \times 100 \text{ (\%)}$$

The Total Output Error incorporates all sources of error and is a function of I_P . At relatively high currents, E_{TOT} will be mostly due to sensitivity error, and at relatively low currents, E_{TOT} will be mostly due to Voltage Offset Error (V_{OE}). In fact, at $I_P=0$, E_{TOT} approaches infinity due to the offset. This is illustrated in figures 1 and 2. Figure 1 shows a distribution of output voltages versus I_P at $25\,^{\circ}\mathrm{C}$ and across temperature. Figure 2 shows the corresponding E_{TOT} versus I_P .




Figure 1: Output Voltage versus Sensed Current




Figure 2: Total Output Error versus Sensed Current



APPLICATION INFORMATION

Impact of External Magnetic Fields

The ACS717 works by sensing the magnetic field created by the current flowing through the package. However, the sensor cannot differentiate between fields created by the current flow and external magnetic fields. This means that external magnetic fields can cause errors in the output of the sensor. Magnetic fields which are perpendicular to the surface of the package affect the output of the sensor, as it only senses fields in that one plane. The error in Amperes can be quantified as:

$$Error(B) = \frac{B}{C_{E}}$$

where B is the strength of the external field perpendicular to the surface of the package in Gauss, and C_F is the coupling factor in G/A. Then, multiplying by the sensitivity of the part (Sens) gives the error in mV.

For example, an external field of 1 Gauss will result in around 0.22 A of error. If the ACS717KMATR-10B, which has a nominal sensitivity of 132 mV/A, is being used, that equates to 30 mV of error on the output of the sensor.

Table 1: External Magnetic Field (Gauss) Impact

External Field	Error (A)	Error	(mV)
(Gauss)	Error (A)	10B	20B
0.5	0.11	15	7
1	0.22	30	15
2	0.44	60	30

Estimating Total Error vs. Sensed Current

The Performance Characteristics tables give distribution (± 3 sigma) values for Total Error at $I_{PR(max)}$; however, one often wants to know what error to expect at a particular current. This can be estimated by using the distribution data for the components of Total Error, Sensitivity Error, and Voltage Offset Error.

The ± 3 sigma value for Total Error (E_{TOT}) as a function of the sensed current (I_P) is estimated as:

$$E_{TOT}(I_p) = \sqrt{E_{SENS}^2 + \left(\frac{100 \times V_{OE}}{Sens \times I_p}\right)^2}$$

Here, E_{SENS} and V_{OE} are the ± 3 sigma values for those error terms. If there is an average sensitivity error or average offset voltage, then the average Total Error is estimated as:

$$E_{\text{TOT}_{AVG}}(I_p) = E_{\text{SENS}_{AVG}} + \frac{100 \times V_{OE_{AVG}}}{Sens \times I_p}$$

The resulting total error will be a sum of E_{TOT} and E_{TOT_AVG} . Using these equations and the 3 sigma distributions for Sensitivity Error and Voltage Offset Error, the Total Error vs. sensed current (I_P) is below for the ACS717KMATR-20B. As expected, as one goes towards zero current, the error in percent goes towards infinity due to division by zero (refer to Figure 3).




Figure 3: Predicted Total Error as a Function of Sensed Current for the ACS717KMATR-20B



Thermal Rise vs. Primary Current

Self-heating due to the flow of current should be considered during the design of any current sensing system. The sensor, printed circuit board (PCB), and contacts to the PCB will generate heat as current moves through the system.

The thermal response is highly dependent on PCB layout, copper thickness, cooling techniques, and the profile of the injected current. The current profile includes peak current, current "on-time", and duty cycle. While the data presented in this section was collected with Direct-Current (DC), these numbers may be used to approximate thermal response for both AC signals and current pulses.

The plot in Figure 4 shows the measured rise in steady-state die temperature of the ACS717 versus continuous current at an ambient temperature, T_A , of 25 °C. The thermal offset curves may be directly applied to other values of T_A . Conversely, Figure 5 shows the maximum continuous current at a given T_A . Surges beyond the maximum current listed in Figure 5 are allowed given the maximum junction temperature, $T_{J(MAX)}$ (165°C), is not exceeded.




Figure 4: Self-Heating in the MA Package Due to Current Flow




Figure 5: Maximum continuous current at a given T_A

The thermal capacity of the ACS717 should be verified by the end user in the application's specific conditions. The maximum junction temperature, $T_{J(MAX)}$ (165°C), should not be exceeded. Further information on this application testing is available in the \underline{DC} and $\underline{Transient\ Current\ Capability}$ application note on the Allegro website.

ASEK717 Evaluation Board Layout

Thermal data shown in Figure 4 and Figure 5 was collected using the ASEK717 Evaluation Board (TED-85-0667-002). This board includes 1500 mm² of 4 oz. copper (0.1388 mm) connected to pins 1 through 4, and to pins 5 through 8, with thermal vias connecting the layers. Top and Bottom layers of the PCB are shown below in Figure 6.




Figure 6: Top and Bottom Layers for ASEK717 Evaluation Board



HIGH ISOLATION PCB LAYOUT

NOT TO SCALE All dimensions in millimeters. -15.75 - 9.54 Package Outline 2.25 Slot in PCB to maintain >8 mm creepage once part is on PCB 7.25 1.27 3.56 000000000000 000000000000 0 0 0 0000 0000 0 0 0000 0000 0 0 0 0 0 0 0 0 0 17.27 0 0 0 0 Current Current 0 0 Out 0 0 0 0 0 ໌ ⊚ 0 0 **@** @ 000000000 00000000 **@** @ Perimeter holes for stitching to the other, matching current trace design, layers of 21.51 -



the PCB for enhanced thermal capability.

PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use (Reference Allegro DWG-0000388, Rev. 1 and JEDEC MS-013AA) NOT TO SCALE Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown 10.21 ±0.10 0.32 R0.76 ±0.13 7.50 ±0.10 \triangle 0.76 ±0.25 1.40 REF Branded Face 0.25 BSC -SEATING PLANE GAUGE PLANE 0.10 0.41 ±0.05 -0 0 0 0 0 0 0 0 XXXXXXXX Lot Number 0 0 0 0 0 0 0 0 Standard Branding Reference View Lines 1, 2 = 10 Characters Line 1: Part Number Line 2: Assembly Lot Number A Terminal #1 mark area B Branding scale and appearance at supplier discretion Reference land pattern layout (reference IPC7351 SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary A PCB Layout Reference View

Figure 7: Package MA, 16-Pin SOICW



to meet application process requirements and PCB layout tolerances

High Isolation Linear Current Sensor IC with 850 μΩ Current Conductor

Revision History

Number	Date	Description
_	December 15, 2014	Initial Release
1	April 13, 2016	Corrected Package Outline Drawing branding information (page 13).
2	December 14, 2018	Updated certificate numbers and minor editorial updates
3	May 21, 2019	Updated TUV certificate mark
4	April 6, 2020	Added Maximum Current to Absolute Maximum Ratings table (page 2); added ESD Ratings Table (page 2); updated Isolation Characteristics Table (page 2); updated Rise Time, Response Time, Propagation Delay, Output Slew Rate, and Power-On Time test conditions (page 4); added Primary Conductor Inductance and Output Slew Rate values (page 4); corrected Offset Voltage to Voltage Offset Error (pages 5-13); added Typical Frequency Response (page 9); added Response Characteristics Definitions and Performance Data (page 10); added Power On Functional Description and Performance Data (page 11); added thermal data section (page 12)
5	April 13, 2022	Updated package drawing (page 16)
6	November 15, 2023	Updated product status to NND; removed Maximum Continuous Current from Absolute Maximum Ratings table (page 2)
7	December 9, 2024	Fixed broken link (pages 9 and 14)
8	March 13, 2025	Added product alternatives (cover sheet), and removed reference to availability of ASEK Gerber files on website (page 14)

Copyright 2025, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Allegro MicroSystems:

ACS717KMATR-10B-T ACS717KMATR-20B-T