# Memory FeRAM

# 2 M (256 K × 8) Bit SPI

# MB85RS2MTA

# DESCRIPTION

MB85RS2MTA is a FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 262,144 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS2MTA adopts the Serial Peripheral Interface (SPI).

The MB85RS2MTA is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS2MTA can be used for 10<sup>13</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM. MB85RS2MTA does not take long time to write data like Flash memories or E<sup>2</sup>PROM, and MB85RS2MTA takes no wait time.

# FEATURES

- Bit configuration  $: 262,144 \text{ words} \times 8 \text{ bits}$
- Serial Peripheral Interface : SPI (Serial Peripheral Interface)

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

- Operating frequency : 40MHz (Max)
- High endurance : 10<sup>13</sup> times / byte
- Data retention : 10 years (+85 °C), 95 years(+55 °C)
- Operating power supply voltage : 1.7 V to 3.6 V
- Low power consumption : Operating power supply current 2.3mA (Max@40 MHz)

Standby current 50  $\mu$ A (Max)


Sleep current 10  $\mu$ A (Max)

- Operation ambient temperature range : -40 °C to +85 °C
- Package : 8-pin plastic SOP

RoHS compliant




# PIN ASSIGNMENT



# ■ PIN FUNCTIONAL DESCRIPTIONS


Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	WP	Write Protect pin This is a pin to control writing to a status register. <u>The</u> writing of status register (see "■ STATUS REGISTER") is protected in related with <u>WP</u> and <u>WPEN</u> . See "■WRITING PROTECT" for detail.
7	HOLD	Hold pin <u>This pin is used to interrupt serial input/output without making chips deselect.</u> When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■HOLD OPERATION" for detail.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FeRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin

#### BLOCK DIAGRAM




# ■ SPI MODE

MB85RS2MTA corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).



# SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS2MTA works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



### ■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FeRAM). WPEN protects writing to a status register (refer to "■WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (refer to "■BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	<ul> <li>Write Enable Latch</li> <li>This indicates FeRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations.</li> <li>After power ON.</li> <li>After WRDI command recognition.</li> <li>After return from "SLEEP mode" mode.</li> <li>This device supports continual programming mode. After the following operations, without reseting WEL, this device can be programmed continually.</li> <li>After WRSR command.</li> <li>After WRSR command.</li> </ul>
0	0	This is a bit fixed to "0".

# OP-CODE


MB85RS2MTA accepts 9 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{CS}$  is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в
FSTRD	Fast Read Memory Code	0000 1011в
SLEEP	Sleep Mode	1011 1001в

# COMMAND


#### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




#### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.




#### • RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of  $\overline{CS}$ .



#### • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit <u>0</u> of the status register is fixed to "0" and cannot be written. The SI value corresponding to <u>bit 0</u> is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence.



#### • READ

The READ command reads FeRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 6-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.

CS	
SCK	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 26 27 28 29 30 31 32 33 34 35 36 37 38 39
	OP-CODE 24-bit Address
SI	(0 0 0 0 0 0) (1 1) (x) (x) (x) (x) (x) (1) (0) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1
SO	
	Invalid


#### • WRITE

The WRITE command writes data to FeRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 6-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FeRAM memory cell array. Risen  $\overline{CS}$  will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before  $\overline{CS}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.

CS		
SCK	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 26 27 28 29 30 31 32 33 СК	
	OP-CODE 24-bit Address	Data In
SI	$SI \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	5 \ 4 \ 3 \ 2 \ 1 \ 0 \
SO	SO MSB High-Z LSB MSB	LSB

#### • FSTRD

The FSTRD command reads FeRAM memory cell array data. Arbitrary 24 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 6-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



#### RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until CS is risen.

cs										
scкi 2 3 4 5 6 7 8 9 10 11 31 32 33 34 35 36 37 38 39										
SI 1 0 0 1 1 1 1 1 Invalid										
so High-Z Data Out $31/30/29/28/$ $\cdots$ $8/7/6/5/4/3/2/1/0$ MSB LSB										
			-	b	it	-		-		
	7	6	5	4	3	2	1	0	Hex	
Manufacturer ID	0	0	0	0	0	1	0	0		Fujitsu
Continuation code	0	1	1	1	1	1	1	1	<b>7</b> Fн	
	Prop	rietar	V USB			Densit	v		Hex	]
Product ID (1st Byte)	0	1	0	0	1	0	0	0		Density: 01000 <sub>B</sub> = 2 Mbit
	1	1	1	1	1	1	1	1		I]
	Proprietary use He						Hex			
Product ID (2nd Byte)	0	0	0	0	0	0	1	1	03н	


#### • SLEEP

The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of  $\overline{CS}$  after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of  $\overline{CS}$  after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are logically ignored and SO changes to a Hi-Z state. In case all other pins are not fixed to VDD or VSS than  $\overline{\text{CS}}$ , a through-current may flow.



Returning to an normal operation from the SLEEP mode is carried out after  $t_{REC}$  (Max 400  $\mu$ s) time from the falling edge of  $\overline{CS}$  (see the <u>fig</u>ure below). It is possible to return  $\overline{CS}$  to H level before  $t_{REC}$  time. However, it is prohibited to bring down  $\overline{CS}$  to L level again during  $t_{REC}$  period.



# BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	30000н to 3FFFFн (upper 1/4)
1	0	20000н to 3FFFFн (upper 1/2)
1	1	00000н to 3FFFFн (all)


# WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks Unprotected Blocks		Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

# HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while CS is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level when SCK is "H" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "L" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If CS is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



# ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit		
Farameter	Symbol	Min	Мах	Unit	
Power supply voltage*	Vdd	- 0.5	+ 4.0	V	
Input voltage*	VIN	- 0.5	$V_{\text{DD}} + 0.5 \ ( \le 4.0 )$	V	
Output voltage*	Vout	- 0.5	$V_{\text{DD}} + 0.5 \ ( \le 4.0 )$	V	
Operation ambient temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 125	°C	

\*: These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falanielei	Symbol	Min	Тур	Max	Unit
Power supply voltage <sup>*1</sup>	Vdd	1.7	3.3	3.6	V
Operation ambient temperature*2	TA	- 40		+ 85	°C

\*1: These parameters are based on the condition that Vss is 0 V.

- \*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

# ■ ELECTRICAL CHARACTERISTICS

# 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition		Value		Unit	
Faiailletei	Symbol	Condition	Min	Тур	Max		
		$0 \le \overline{CS} < V_{DD}$			200		
Input leakage current*1	Lu	$\overline{\text{CS}} = \text{V}_{\text{DD}}$		_	1	μA	
	1.5.1	$\overline{WP}, \overline{HOLD}, SCK$ SI = 0 V to V <sub>DD</sub>			1	μΑ	
Output leakage current*2	ILO	$SO = 0 V to V_{DD}$			1	μA	
		SCK = 1MHz		0.16	—	mA	
Operating power supply current	Idd	SCK = 33 MHz		1.6	2.0		
		SCK = 40 MHz		1.9	2.3		
Standby current	lsв	$SCK = SI = \overline{CS} = V_{DD}$			50	μA	
Sleep current	lzz	$\overline{CS} = V_{DD}$ All inputs Vss or VDD		_	10	μA	
Input high voltage	Vін	V <sub>DD</sub> = 1.7 V to 3.6 V	$V_{\text{DD}} \times 0.7$	_	$V_{\text{DD}} + 0.5$	V	
Input low voltage	Vı∟	V <sub>DD</sub> = 1.7 V to 3.6 V	- 0.5	_	$V_{\text{DD}} \times 0.3$	V	
Output high voltage	Vон	Іон = − 2 mA	$V_{\text{DD}}-0.5$		—	V	
Output low voltage	Vol	IoL = 2 mA			0.4	V	
Pull up resistance for CS	R₽		18	33	80	kΩ	

\*1 : Applicable pin :  $\overline{CS}$ ,  $\overline{WP}$ ,  $\overline{HOLD}$ , SCK, SI

\*2 : Applicable pin : SO

# 2. AC Characteristics

		Value					
Parameter	Symbol	$V_{\text{DD}} = 1.7$	V to 2.7 V	<b>V</b> <sub>DD</sub> = <b>2.7</b>	Unit		
		Min	Max	Min	Max		
SCK clock frequency	fск	0	33	0	40	MHz	
Clock high time	tсн	13		11		ns	
Clock low time	tc∟	13	—	11		ns	
Chip select set up time	<b>t</b> csu	10	—	10		ns	
Chip select hold time	tсsн	10		10		ns	
Output disable time	tod		12	-	12	ns	
Output data valid time	todv		13	-	9	ns	
Output hold time	tон	0		0		ns	
Deselect time	t⊳	40	—	40		ns	
Data in rising time	t <sub>R</sub>		50	-	50	ns	
Data falling time	t⊧		50	-	50	ns	
Data set up time	<b>t</b> su	5	—	5		ns	
Data hold time	tн	5		5		ns	
HOLD set uptime	tнs	10	—	10		ns	
HOLD hold time	tнн	10	—	10		ns	
HOLD output floating time	tнz		20	—	20	ns	
HOLD output active time	t∟z		20		20	ns	
SLEEP recovery time	<b>t</b> REC		400		400	μs	


# **AC Test Condition**

Power supply voltage : 1.7 V to 3.6 V Operation ambient temperature : -40 °C to +85 °C Input voltage magnitude :  $V_{DD} \times 0.7 \le V_{IH} \le V_{DD}$  $0 \le V_{IL} \le V_{DD} \times 0.3$ Input rising time : 5 ns Input falling time : 5 ns

Input falling time : 5 ns Input judge level :  $V_{DD}/2$  Output judge level :  $V_{DD}/2$ 

# MB85RS2MTA

# AC Load Equivalent Circuit




# 3. Pin Capacitance


Parameter	Symbol	Condition	Va	lue	Unit
Falameter	Symbol	Condition	Min	Max	Unit
Output capacitance	Co	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$		8	pF
Input capacitance	Cı	$f=1~MHz,~T_{A}=+25~^{\circ}C$		6	pF

TIMING DIAGRAM






#### • Hold Timing



# MB85RS2MTA



Parameter	Symbol	Value		Unit	Parameters
Falameter	Symbol	Min	Max	Unit	Faranielers
CS level hold time at power OFF	tpd	0	—	ns	$V_{DD} = 2.7V \text{ to } 3.6V$
	ipu	400	—	115	$V_{DD} = 1.7V$ to 2.7V
CS level hold time at power ON	tpu	250	_	μs	
Power supply rising time	tr	0.05	_	ms/V	
Power supply falling time	tf	0.1	—	ms/V	

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

# ■ FeRAM CHARACTERISTICS

Parameter	Va	lue	Unit	Remarks
Farameter	Min	Max	Onit	Remarks
Read/Write Endurance	10 <sup>13</sup>		Times/byte	Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
Data Retention	10		Years	Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
	95		icais	Operation Ambient Temperature $T_A = +55 \text{ °C}$

\*1 : Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

\*2: Minimum values define retention time of the first reading/writing data right after shipment, and the these values are calculated by qualification results.


# NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

# ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant	MB85RS2MTAPNF-G-BDE1 MB85RS2MTAPNF-G-BDERE1	≥  2000 V
ESD CDM (Charged Device Model) JESD22-C101 compliant	MB85RS2MTAPNF-G-AWE2 MB85RS2MTAPNF-G-AWERE2 MB85RS2MTAPF-G-BCE1 MB85RS2MTAPF-G-BCERE1	≥  1000 V
Latch-Up (C-V Method) Proprietary method		≥  200 V

#### • C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

### MB85RS2MTAPNF/MB85RS2MTAPF (8-pin plastic SOP) REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

# ■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

# ORDERING INFORMATION


Part number	Package	Shipping form	Minimum shipping quantity
MB85RS2MTAPNF-G-BDE1	8-pin plastic SOP (150mil)	Tube	*
MB85RS2MTAPNF-G-BDERE1	8-pin plastic SOP (150mil)	Embossed Carrier tape	1500
MB85RS2MTAPNF-G-AWE2	8-pin plastic SOP (150mil)	Tube	*
MB85RS2MTAPNF-G-AWERE2	8-pin plastic SOP (150mil)	Embossed Carrier tape	1500
MB85RS2MTAPF-G-BCE1	8-pin plastic SOP (208mil)	Tube	*
MB85RS2MTAPF-G-BCERE1	8-pin plastic SOP (208mil)	Embossed Carrier tape	500

\* : Please contact our sales office about minimum shipping quantity.




# PACKAGE DIMENSION

(1)MB85RS2MTAPNF-G-BDE1/MB85RS2MTAPNF-G-BDERE1




Lead pitch	1.27 mm
Package width × package length	3.9 mm × 4.89 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting heigth	1.73 mm MAX




# MB85RS2MTA

#### (continued)

#### (2)MB85RS2MTAPNF-G-AWE2/MB85RS2MTAPNF-G-AWERE2







# MB85RS2MTA


(continued)


#### (3)MB85RS2MTAPF-G-BCE1/MB85RS2MTAPF-G-BCERE1






### MARKING









# PACKING INFORMATION


(1)MB85RS2MTAPNF-G-BDE1/MB85RS2MTAPNF-G-BDERE1

(8-pin plastic SOP, 150mil)


1. Tube (MB85RS2MTAPNF-G-BDE1)

# 1.1 Tube Dimensions

Tube/stopper shape (example)



### • Tube cross-sections and Maximum quantity




(Dimensions in mm)

Tube orientation

#### 1.2 Product label indicators (example)


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]






#### **1.3 Dimensions for Containers**

#### (1) Dimensions for inner box



L	W	н
540	125	75
		(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
549	277	180


(Dimensions in mm)

# 2. Emboss Tape (MB85RS2MTAPNF-G-BDERE1)


### 2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP, 150mil)



#### 2.2 IC orientation




#### 2.3 Reel dimensions



			Dimensio	ns in mm
A	В	С	W1	W2
254	100	13	13.5	17.5

#### 2.4 Product label indicators (example)


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]





#### 2.5 Dimensions for Containers


#### (1) Dimensions for inner box



265 262 51	L	W	Н
	265	262	51

(Dimensions in mm)

#### (2) Dimensions for outer box



L	W	Н
549	277	180


(Dimensions in mm)

#### (2)MB85RS2MTAPNF-G-AWE2/MB85RS2MTAPNF-G-AWERE2 (8-pin plastic SOP, 150mil)


1. Tube (MB85RS2MTAPNF-G-AWE2)

#### 1.1Tube Dimensions

• Tube/stopper shape (example))




#### • Tube cross-sections and Maximum quantity



(Dimensions in mm)

Tube orientation



#### **1.2 Product label indicators (example)**


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

XXXXXXXXXXX       (Customer part number or FJ part number)         Image: Constraint of the state of the sta	< C-3 Label
(3N)2 XXXXXXXX XXXXXX (FJ control number) XXX pcs (Quantity) XXXXXXXXXXXXXX (Customer part number or FJ part number) WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	<ul> <li>Perforated line</li> <li>Supplemental Label</li> </ul>




### **1.3 Dimensions for Containers**

#### (1) Dimensions for inner box



L	W	н
540	125	81
		(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
567	272	269


(Dimensions in mm)


# 2. Emboss Tape (MB85RS2MTAPNF-G-AWERE2)


2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP, 150mil)



#### 2.2 IC orientation








			Dimensio	ns in mm
A	В	С	W1	W2
330	100	13	13.5	17.5

#### 2.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]




#### Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag) [MSL Label (100mm × 70mm)]



### 2.5 Dimensions for Containers


#### (1) Dimensions for inner box



350 335 35	L	W	Н
	350	335	35

(Dimensions in mm)

#### (2) Dimensions for outer box



L	W	Н
384	368	225


(Dimensions in mm)

#### (3)MB85RS2MTAPF-G-BCE1/MB85RS2MTAPF-G-BCERE1 (8-pin plastic SOP, 208mil)


#### 1. Tube (MB85RS2MTAPF-G-BCE1)

#### 1.1Tube Dimensions

• Tube/stopper shape (example))




#### • Tube cross-sections and Maximum quantity



(Dimensions in mm)

Tube orientation



#### **1.2 Product label indicators (example)**


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	< C-3 Label
(3N)2 XXXXXXXXX XXXXXX (FJ control number) XXX pcs (Quantity) XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<ul> <li>Perforated line</li> <li>Supplemental Label</li> </ul>




#### **1.3 Dimensions for Containers**

#### (1) Dimensions for inner box



L	W	н
533	124	73
		(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
549	277	180


(Dimensions in mm)

# 2. Emboss Tape (MB85RS2MTAPF-G-BCERE1)


### 2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP, 208mil)



#### 2.2 IC orientation



#### 2.3 Reel dimensions



			Dimensio	ns in mm
A	В	С	W1	W2
254	100	13	17.5	21.5

### 2.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	← C-3 Label
(3N)2 XXXXXXXX XXXXXX (FJ control number) XXX pcs (Quantity) XXXXXXXXXXXXXXXX (Customer part number or FJ part number) W (Customer part number or FJ part number) (Customer part number or FJ part number) (Customer part number or FJ part number) (FJ control number bar code) XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<ul> <li>Perforated line</li> <li>Supplemental Label</li> </ul>

# Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag) [MSL Label (100mm $\times$ 70mm)]

Caution This bag contains MOISTURE-SENSITIVE DEVICES	<ul> <li>▲ MSL label</li> </ul>
1. Calculated shelf life in sealed bag: 24 months at $<\!40^\circ\!C$ and $<\!90\%$ relative humidity (RH)	
2. Peak package body temperature: 260°C	
<ul> <li>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be</li> <li>a) Mounted within: 168 hours of factory conditions &lt;30°C/60% RH, or</li> <li>b) Stored per J-STD-033</li> </ul>	
<ul> <li>4. Devices require bake, before mounting, if:</li> <li>a) Humidity Indicator Card reads &gt;10% for level 2a - 5a devices or &gt;60% for level 2 devices when read at 23 ± 5°C</li> <li>b) 3a or 3b are not met</li> </ul>	
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure	
Bag Seal Date: see adjacent bar code label.	
Note: Level and body temperature defined by IPC/JEDEC J-STD-020	

#### 2.5 Dimensions for Containers


#### (1) Dimensions for inner box



L	W	Н
265	262	51

(Dimensions in mm)

#### (2) Dimensions for outer box



L	W	Н
549	277	180

(Dimensions in mm)

# ■ MAJOR CHANGES IN THIS EDITION

Changes on pages are indicated by vertical lines drawn on the left side of that pages.

Page	Section	Change Results
	Overall	Following technical word is revised to more commonly used one.
		FRAM to FeRAM



# **FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED**

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan *https://www.fujitsu.com/jp/fsm/en/* 

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION ") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR MEMORY SOLUTION memory and use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales and Marketing Division