CONFIDENTIAL





# ES9028C2M 32-Bit Stereo Low Power Audio DAC Datasheet

The *ES9028C2M SABRE*<sup>32</sup> *Reference DAC* is a very high-performance, 32-bit, Stereo audio D/A converter designed for audiophile-grade portable power sensitive applications such as digital music players, Blu-ray players, audio preamplifiers and A/V receivers, and professional applications such as recording systems, mixer consoles and digital audio workstations.

Using the critically acclaimed ESS patented 32-bit HyperStream<sup>™</sup> DAC architecture and Time Domain Jitter Eliminator, the **ES9028C2M SABRE<sup>32</sup> Reference DAC** delivers a DNR of up to 129dB and THD+N of –120dB, a performance level that will satisfy the most demanding audio enthusiasts.

The **ES9028C2M SABRE<sup>32</sup> Reference DAC**'s 32-bit HyperStream<sup>™</sup> architecture handles up to 32-bit 384kHz PCM data via I<sup>2</sup>S, DSD512 data as well as a mono mode for highest performance applications. Both synchronous and ASRC (asynchronous sample rate conversion) modes are supported.

The *ES9028C2M SABRE*<sup>32</sup> *Reference DAC* sets the standard, **SABRE SOUND<sup>™</sup>**, for HD audio performance, typically consumes 83mW in normal operation mode (< 1mW in standby mode), and comes in an easy-to-use, 28-Ball CSP package.

FEATURE	DESCRIPTION
Patented 32-bit HyperStream™ Dual DAC ○ +129dB DNR ○ –120dB THD+N	<ul> <li>Industry's highest performance 32-bit mobile audio DAC with unprecedented dynamic range and ultra-low distortion</li> <li>Supports both synchronous and ASRC (asynchronous sample rate converter) modes</li> </ul>
Patented Time Domain Jitter Eliminator	<ul> <li>Unmatched audio clarity free from input clock jitter</li> </ul>
64-bit accumulator & 32-bit processing	<ul> <li>Distortion free signal processing</li> </ul>
Integrated DSP Functions	<ul> <li>Click-free soft mute and volume control</li> <li>Programmable Zero detect</li> <li>De-emphasis for 32kHz, 44.1kHz, and 48kHz sampling</li> </ul>
Customizable output configuration	• Stereo or Mono output in current or voltage mode based on performance criterion
I <sup>2</sup> C control	<ul> <li>Allows software control of DAC features</li> </ul>
28-Ball CSP	• Minimizes PCB footprint
83mW operating power consumption < 1mW standby power	<ul> <li>Maximizes battery life</li> </ul>
Versatile digital input	<ul> <li>Supports SPDIF, PCM (I<sup>2</sup>S, LJ 16-32-bit) or DSD input</li> </ul>
Customizable filter characteristics	<ul> <li>User programmable filter allowing custom roll-off response</li> <li>Bypassable oversampling filter</li> </ul>
L/R independent THD compensations	<ul> <li>Best THD for L/R channel without compromise</li> </ul>
Dedicated HPA Control	<ul> <li>Power down HPA (supports auto shutdown at zero input for lower power)</li> <li>Selects HPA auxiliary input</li> <li>Programmable HPA charge pump frequency</li> </ul>


# **APPLICATIONS**

- Mobile phones / Tablets / Digital music players / Portable multimedia players
- Blu-ray / SACD / DVD-Audio player
- Audio preamplifiers and A/V receivers
- Professional audio recording systems / Mixing consoles / Digital audio workstations






# FUNCTIONAL BLOCK DIAGRAM




# **TYPICAL APPLICATION DIAGRAM**







# **PIN LAYOUT**



Bottom View (Bumps Up)

	Ball Matrix Table							
	А	В	С	D	E	F	G	
1	ADDR	SDA	RESETB	DATA1	GPIO1	GPIO2	DVDD	
2	XI (MCLK)	XOUT	SCL	DATA_CLK	DATA2	DGND	DVCC	
3	AGND	AGND_R	RT1	FSYNC	HPSDb	AGND_L	VCCA	
4	AVCC_R	DACRB	DACR	SW	DACL	DACLB	AVCC_L	



# **PIN DESCRIPTIONS**

A1	ADDR			Pin Description			
A 0	ADDIN	I	Tri-stated	I <sup>2</sup> C Address Select			
A2	XI (MCLK)	AI	Floating	XTAL / MCLK Input			
A3	AGND	Ground	Ground	Analog Ground			
A4	AVCC_R	Power	Power	Analog AVCC for the Right Channel			
B1	SDA	I/O	Tri-stated	I <sup>2</sup> C Serial Data Input / Output			
B2	XOUT	AO	Floating	XTAL Output			
B3	AGND_R	Ground	Ground	Analog Ground for the Right Channel			
B4	DACRB	AO	Driven to ground	Differential Negative Output for the Right Channel, grounded through 400 ohms in reset state			
C1	RESETB	I	1'b0	Master Reset / Power Down (active low)			
C2	SCL	Ι	Tri-stated	I <sup>2</sup> C Serial Clock Input			
C3	RT1	I	Tri-stated	Test Pin. Must be connected to DGND for normal operation.			
C4	DACR	AO	Driven to	Differential Positive Output for the Right Channel, grounded through			
04	DACK	AU	ground	400 ohms in reset state			
D1	DATA1	I/O	Tri-stated	Master mode off: Input for DSD Data1 (L) or PCM Frame Clock or SPDIF Input 3 Master mode on: Output for PCM Frame Clock			
D2 I	DATA_CLK	I/O	Tri-stated	Master mode off: Input for PCM Bit Clock or DSD Bit Clock or SPDIF Input 1			
D3	FSYNC	0	Tri-stated	<ul> <li>Master mode on: Output for PCM Bit Clock</li> <li>General Output with output clock options.</li> <li>Can be used with FSYNC of SABRE9602 to set its charge pump frequency. See register #39~40 for more information</li> </ul>			
D4	SW	I/O	GPIO2 / Tri-stated	<ul> <li>General Output</li> <li>Can be used with switch input of SABRE9602. See Register #42 for more information. In reset state, a 120k ohm resistor connects between SW and GPIO2.</li> </ul>			
E1	GPIO1	I/O	Tri-stated	General purpose input/output pin 1			
E2	DATA2	Ι	Tri-stated	DSD Data2 (R) or PCM Data CH1/CH2 or SPDIF Input 2			
E3	HPSDb	0	1'b0	General Output. Can be used for Headphone Shutdown of SABRE9602 Grounded through 100k ohm resistor in reset state.			
E4	DACL	AO	Driven to ground	Differential Positive Output for the Left Channel, grounded through 400 ohms in reset state			
F1	GPIO2	I/O	Tri-stated / SW	<ul> <li>General purpose input / output pin 2.</li> <li>In reset state, a 120k ohm resistor connects between SW and GPIO2 allowing GPIO2 to switch input of SABRE9602. See Register #42 for more information.</li> </ul>			
F2	DGND	Ground	Ground	Digital Ground			
F3	AGND_L	Ground	Ground	Analog Ground for the Left Channel			
F4	DACLB	AO	Driven to ground	Differential Negative Output for the Left Channel, grounded through 400 ohms in reset state			
G1	DVDD	Power (Internal / External)	Power	Digital Core Voltage, nominally +1.2V, is supplied by a regulator from DVCC. DVDD should be decoupled with a minimum $4.7\mu$ F capacitor to DGND. DVDD needs to be externally supplied for high XI / MCLK frequency. Please refer to the section about the DVDD supply on page 8 for additional information.			
G2	DVCC	Power	Power	Digital +1.8V to +3.3V			
	VCCA	Power	Power	Analog +3.3V for OSC			
G3	VOOR						



# **FUNCTIONAL DESCRIPTION**

### **NOTATATIONS for Sampling Rates**

Mode	fs (target sample rate)	FSR (raw sample rate)
DSD	DATA_CLK / 64	DSD data rate
Serial (PCM) Normal Mode	Frame Clock Rate	Frame Clock Rate
Serial (PCM) OSF Bypass Mode	Frame Clock Rate / 8	Frame Clock Rate
SPDIF	SPDIF Sampling Rate	SPDIF Sampling Rate

## PCM, SPDIF and DSD Pin Connections

#### PCM Audio Format


Notes:


XI clock (MCLK) must be > 192 x FSR when using PCM input (normal mode), or 128 x FSR (synchronous MCLK). XI clock (MCLK) must be > 24 x FSR when using PCM input (OSF bypass mode).

Pin Name	Description
DATA1	Frame clock
DATA2	2-channel PCM serial data
DATA_CLK	Bit clock for PCM audio format

#### Master Mode (32-bit data only)

When Register #1 'input\_select' is set to 2'd0 (I<sup>2</sup>S) and 'i2s\_length' is set to 2'd2 (32-bit), the DAC can become a master for Bit Clock and Frame Clock by setting Register #9 'master clock enable' to 1'b1. The Bit Clock frequency can be configured to MCLK / 4, MCLK / 8 or MCLK / 16 by setting Register #9 'clock divider select' to 2'b00, 2'b01 or 2'b10. GPIO 1 (or 2) can be configured to output MCLK by setting Register #8 gpio1\_cfg (or gpio2\_cfg) to 4'd3.





MASTER PCM MODE



### **SPDIF Audio Formant**

Note: XI clock (MCLK) must be > 386 x FSR when using the SPDIF input.

Up to three SPDIF inputs can be connected to the 3-to-1 mux, selectable via register "spdif\_sel". The SPDIF can also be sourced from GPIO pins configured as inputs.

Pin Name	Description
GPIO2	SPDIF input 5
GPIO1	SPDIF input 4
DATA1	SPDIF input 3
DATA2	SPDIF input 2
DATA_CLK	SPDIF input 1

#### DSD Audio Format

Note: XI clock (MCLK) must be > 3 x FSR when using the DSD input.

Pin Name	Description
DATA[1:2]	2-channel DSD data input
DATA_CLK	Bit clock for DSD data input

The MCLK will run at 100MHz which means that the maximum DSD clock frequency supported is 33.3MHz. Hence, octuplerate DSD or DSD512 is supported by the ES9028C2M. Note that it is essential to meet the requirement of MCLK > 3 x DSD\_CLK or the circuit will not function correctly.



# **FEATURE DESCRIPTIONS**

### Soft Mute

When Mute is asserted the output signal will ramp to the  $-\infty$  level. When Mute is reset the attenuation level will ramp back up to the previous level set by the volume control register. Asserting Mute will not change the value of the volume control register. The ramp rate is 0.0078125 x fs /  $2^{(vol_rate-5)}$  dB/s.

### Automute

During an automute condition the ramping of the volume of each DAC to  $-\infty$  can now be programmatically enabled or disabled.

- In PCM serial mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute\_lev>, for a length of time defined by 2096896 / (<Register#4> x 64 x fs) Seconds.
- In SPDIF mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute\_lev>, for a length of time defined by 2096896 / (<Register#4> x 64 x fs Seconds.
- In the DSD Mode, "AUTOMUTE" will become active when any 8 consecutive values in the DSD stream have as many 1's and 0's for a length of time defined by 2096896 / (<Register Automute\_time> x DATA\_CLK) seconds. The following table summarizes the conditions.

Mode	Detection Condition	Time
РСМ	Data is continuously lower than <register automute_lev=""></register>	2096896 / ( <register automute_time=""> x 64 x fs)</register>
SPDIF	Data is continuously lower than <register automute_lev=""></register>	2096896 / ( <register automute_time=""> x (64 x fs))</register>
DSD	Equal number of 1s and 0s in every 8 bits of data	2096896 / ( <register automute_time=""> x DATA_CLK)</register>

### **Volume Control**

Each output channel has its own attenuation circuit. The attenuation for each channel is controlled independently. Each channel can be attenuated from 0dB to –127dB in 0.5dB steps.

Each 0.5dB step transition takes up to 64 intermediate levels, depending on the vol\_rate register setting. The result being that the level changes are done using small enough steps so that no switching noise occurs during the transition of the volume control. When a new volume level is set, the attenuation circuit will ramp softly to the new level.

#### **Master Trim**

The master trim sets the 0dB reference level for the volume control of each DAC. The master trim is programmable via registers 17-20 and is a 32-bit signed number. Therefore, the master trim setting should never exceed 32'h7FFFFFF (as this is full-scale signed).

#### All Mono Mode

An all mono mode where all DACs are driven from the same source is supported. This can be useful for high-end audio applications. The source data for all DACs can be programmatically configured to be either CH1 or CH2.

#### **De-emphasis**

The de-emphasis feature is included for audio data that has utilized the  $50/15\mu$ s pre-emphasis for noise reduction. There are three de-emphasis filters, one for 32kHz, one for 44.1kHz, and one for 48kHz.

#### SPDIF Data Select

An SPDIF source multiplexer allows for up to three SPDIF sources to be connected to the data pins. An internal programmable register (spdif\_sel) is used to select the appropriate data pin to decode. The SPDIF can also be sourced from GPIO pins configured as inputs.



### System Clock (XI / MCLK)

A system clock is required for proper operation of the digital filters and modulation circuitry. See page 34, Note 2 for the maximum MCLK frequencies supported. The minimum system clock frequency must also satisfy:

Data Type	Minimum MCLK Frequency	Note	
DSD Data	MCLK > 3 x FSR, FSR = 2.8224MHz (x 1, 2 or 4)	The maximum FSR frequency	
Serial Normal Mode	MCLK > 192 x FSR, FSR $\leq$ 384kHz	is further limited by the	
Senar Norman Mode	MCLK = 128 x FSR (synchronous MCLK) with FSR $\leq$ 384kHz	maximum MCLK frequencies	
Serial OSF Bypass Mode	MCLK > 24 x FSR, FSR $\leq$ 1.536MHz	supported as shown on page	
SPDIF Data	MCLK > 386 x FSR, FSR $\leq$ 200kHz	34, Note 2.	

### Data Clock

DATA\_CLOCK must be (2 x i2s\_length) x FSR for SERIAL, and FSR for DSD modes. For SPDIF mode, this pin is used for SPDIF input. The DATA\_CLK pin should be pulled low if not used.

### **Built-in Digital Filters**

Three digital filters are included for PCM data, a fast roll-off filter, a slow roll-off filter, and a minimum phase filter. See 'PCM Filter Characteristics' for more information.

### **Standby Mode**

For lowest power consumption, the following should be performed to enter the stand-by mode:

- Set the soft\_start bit in register 14 to 1'b0 to ramp the DAC outputs (DACL, DACLB, DACR, DACRB) to ground.
- RESETB pin should be brought to low digital level to:
  - Shut off the DACs, Oscillator and internal regulator.
  - Force digital I/O pins (DATA\_CLK, DATA1, GPIO1, GPIO2, SDA) into tri-state mode
  - Reset all registers to default states
  - If XI/MCLK is supplied externally, it should be stopped at a logic low level
- If DVDD is supplied by an external regulator, it should be shutdown during standby.

To resume from standby mode, bring RESETB to high digital level and reinitialize all registers.

### **DVDD Supply**

The ES9028C2M is equipped with a regulated DVDD supply powered from DVCC. The internal DVDD regulator must be decoupled to DGND with a capacitor that maintains a minimum value of  $1\mu$ F at 1.2V over the target operating temperature range. The recommended capacitor for decoupling DVDD is a 4.7 $\mu$ F ±20%, X5R 6.3V 0402.

- The internal DVDD should be used except under the following conditions:
   1. PCM (SPDIF, I<sup>2</sup>S with OSF Bypass off or on) with MCLK > 50MHz or FSR > 192kHz
   2. DSD with MCLK > 50MHz or FSR > 11.2MHz
- Please refer to page 31, Note 2 for the maximum supported MCLK frequencies.
   An External DVDD (+1.3V ±5%) supply must be used above those frequencies.
   The external supply voltage should be greater than the internal supply of +1.2V so the internal regulator is disabled.





### **Programmable FIR filter**

A two stage interpolating FIR design is used. The interpolating FIR filter is generated using MATLAB, and can then be downloaded using a custom C code.

```
Example Source Code for Loading a Filter
```

```
// only accept 128 or 16 coefficients
// Note: The coefficients must be quantized to 24 bits for this method!
// Note:
         Stage 1 consists of 128 values (0-127 being the coefficients)
// Note: Stage 2 consists of 16 values (0-13 being the coefficients, 14-15 are zeros)
// Note: Stage 2 is symmetric about coefficient 13. See the example filters for more information.
byte reg26 = (byte)(coeffs.Count == 128 ? 0 : 128);
for (int i = 0; i < coeffs.Count; i++)</pre>
{
    // stage 1 contains 128 coefficients, while stage 2 contains 16 coefficients
   registers.WriteRegister(26, (byte)(reg26 + i));
   // write the coefficient data
   registers.WriteRegister(27, (byte)(coeffs[i] & 0xff));
   registers.WriteRegister(28, (byte)((coeffs[i] >> 8) & 0xff));
   registers.WriteRegister(29, (byte)((coeffs[i] >> 16) & 0xff));
   registers.WriteRegister(30, 0x02); // set the write enable bit
}
// disable the write enable bit when we're done
registers.WriteRegister(30, (byte)(setEvenBit ? 0x04 : 0x00));
```

### **OSF Bypass**

The oversampling FIR filter can be bypassed, sourcing data directly into the IIR filter. ESS recommends using 8 x FSR as the input. For example, an external signal at 44.1kHz can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I<sup>2</sup>S or LJ format. The maximum sample rate that can be applied is 1.536MHz (8 x 192kHz).

#### **THD Compensation**

Sabre2M THD Compensation removes the non-linearity of the DAC resistors and to a lesser degree the non-linearity of passive components in the output stage. Taking the I-V characteristic curve of a real resistor you will notice that it as a slight downward curvature. As more current flows, more power dissipates the resistor heats and the resistance rises.

Non-linearity of the DAC output resistors can lead to output distortion in two ways:

- · Amplitude modulation of the output current from the DAC
- · Gain modulation of the output stage as the output impedance of the DAC swings with the audio signal

The Sabre2M includes models for its output resistors and can compensate for their characteristic curve by finely adjusting the DAC codes for large and small signal amplitudes.


THD Compensation is effective if the base THD+N measurement with no compensation is less than approximately 70dBr. If your system performs worse than this, check for other errors with the circuit before applying the THD Compensation.

Registers #13, #22 to #25, and #34 to #38 are used for THD Compensation.



# **Audio Interface Formats**


Several interface formats are provided so that direct connection to common audio processors is possible. The available formats are shown in the following diagrams. The audio interface format can be set by programming the registers.



#### **12S FORMAT**

Note: for Left-Justified and I<sup>2</sup>S formats, the following number of BCLKs is present per (left plus right) frame:


- 16-bit mode: 32 BCLKs
- 24-bit mode: 48 BCLKs
- 32-bit mode: 64 BCLKs






# SERIAL CONTROL INTERFACE

The registers inside the chip are programmed via an I<sup>2</sup>C interface. The diagram below shows the timing for this interface. The chip address can be set to 2 different settings via the "ADDR" pin. The table below summarizes this.



#### Notes:

- 1. The "ADDR" pin is used to create the CHIP ADDRESS. (0x90, 0x92)
- 2. The first byte after the chip address is the "ADDRESS" this is the register address.
- 3. The second byte after the CHIP ADDRESS is the "DATA" this is the data to be programmed into the register at the previous "ADDRESS".



Parameter	Symbol	Standard Mode		Fast	Unit	
		MIN	MAX	MIN	MAX	
SCL Clock Frequency	fscl	0	100	0	400	kHz
START condition hold time	t <sub>HD,STA</sub>	4.0	-	0.6	-	μS
LOW period of SCL	tLOW	4.7	-	1.3	-	μs
HIGH period of SCL	tніgн	4.0	-	0.6	-	μs
START condition setup time (repeat)	t <sub>su,sta</sub>	4.7	-	0.6	-	μS
SDA hold time from SCL falling	thd,dat	0.3	-	0.3	-	μS
SDA setup time from SCL rising	t <sub>su,dat</sub>	250	-	100	-	ns
Rise time of SDA and SCL	tr	-	1000		300	ns
Fall time of SDA and SCL	t <sub>f</sub>	-	300		300	ns
STOP condition setup time	tsu,sto	4	-	0.6	-	μS
Bus free time between transmissions	t <sub>BUF</sub>	4.7	-	1.3	-	μs
Capacitive load for each bus line	Cb	-	400	-	400	pF



## **REGISTER SETTINGS**

## **Register #0: System Settings**

8 bit, Read-Write Register, Default = 0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	osc_drv			reserved *			soft_reset	
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:4]	osc_drv	Oscillator drive specifies the bias current to the oscillator pad. • 4'b0000: full bias (default) • 4'b1000: 3/4 bias • 4'b1100: 1/2 bias • 4'b1110: 1/4 bias • 4'b1111: shut down the oscillator • Other settings: reserved It is recommended to use the default setting.
[3:1]	reserved *	
[0]	soft_reset	1'b0 is normal operation (default) 1'b1 resets chip

\* All Reserved Bits in Register #0 must be set to the indicated logic level to ensure correct device operation.

## **Register #1: Input Configuration**

8 bit, Read-Write Register, Default = 0x8C

Bits	[7]	[6]	6] [5] [4]		[3] [2]		[1]	[0]	
Mnemonic	i2s_le	i2s_length		node	auto_inp	ut_select	input_select		
Default	1	0	0	0	1	1	0	0	

Bit	Mnemonic	Description
		2'd0 = 16bit
[7:6]	i2s_length	2'd1 = 24bit
		2'd2 or 2'd3 = 32bit (default)
		2'd0 = I <sup>2</sup> S (default)
[5:4]	i2s mode	2'd1 = LJ mode
[5.4]	123_111006	$2'd2 = I^2S$
		2'd3 = LJ mode
		2'd0 = 'input select',
12.21	auta innut aalaat	$2'd1 = I^2S$ or DSD,
[3:2]	auto_input_select	$2'd2 = I^2S$ or SPDIF,
		2'd3 = I <sup>2</sup> S, SPDIF or DSD (default)
		$2'd0 = I^2S$ (default)
[1.0]	input coloct	2'd1 = SPDIF
[1:0]	input_select	2'd2 = reserved
		2'd3 = DSD



### Register #4: Soft Volume Control 1 (Automute Time)

8 bit, Read-Write Register, Default = 0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Mnemonic		automute_time							
Default	0	0	0	0	0	0	0	0	

Bit	Mnemonic	Description
[7:0]	automute_time	Default of 8'd0 (Automute Disabled) Time in Seconds = 2096896 / (automute_time x DATA_CLK) with DATA_CLK in Hz

### **Register #5: Soft Volume Control 2 (Automute Level)**

8 bit, Read-Write Register, Default = 0x68

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	automute_loopback	automute_level						
Default	0	1 1 0 1 0 0			0			

Bit	Mnemonic Description					
[7]	automute_loopback	1'b0 disables automute_loopback (default) 1'b1 ramps to -infinity on automute				
[6:0]	automute_level	The level (in 1dB increments) of the automute, default of 7'd104				

## **Register #6: Soft Volume Control 3 and De-emphasis**

8 bit, Read-Write Register, Default = 0x4A

Bits	[7]	[6]	[5] [4]		[4] [3]		[1]	[0]
Mnemonic	spdif_auto_deemph	deemph_bypass	deemph_sel		reserved *	V	ol_rat	te
Default	0	1	0	0	1	0	1	0

Bit	Mnemonic	Description			
[7]	spdif_auto_deemph	1'b1 enables automatic de-emphasis select in SPDIF mode			
[']	spail_auto_deempil	1'b0 disables automatic de-emphasis select in SPDIF mode (default)			
[6]	doomph hypopo	1'b1 disabled de-emphasis filters (default)			
[6]	deemph_bypass	1'b0 enables de-emphasis filters			
		2'b00 = 32kHz (default)			
[5.4]	deemph eel	2'b01 = 44.1kHz			
[5:4]	deemph_sel	2'b10 = 48kHz			
		2'b11 = RESERVED			
[3]	reserved *	Must be left as 1'b1 for normal operation			
[0:0]	vol roto	3'd2 by default			
[2:0]	vol_rate	Sets the volume ramp rate to 0.0078125 x fs / 2 <sup>(vol_rate-5)</sup> dB/s			

\* All Reserved Bits in Register #6 must be set to the indicated logic level to ensure correct device operation.



## **Register #7: General Settings**

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	reserved *	filter_shape		reserved *	iir_bw		mu	ute
Default	1	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7]	reserved *	
[6:5]	filter_shape	2'd0 = fast rolloff (default) 2'd1 = slow rolloff 2'd2 = minimum phase 2'd3 = reserved
[4]	reserved *	
[3:2]	iir_bw	2'd0 = 1.0757  x fs or  47.44kHz (fs = 44.1kHz) - Normal mode (default) 2'd1 = 1.1338  x fs or  50kHz (fs = 44.1kHz) 2'd2 = 1.3605  x fs or  60kHz (fs = 44.1kHz) 2'd3 = 1.5873  x fs or  70kHz (fs = 44.1kHz)
[1:0]	mute	<ul> <li>This is a soft mute, which uses the ramping volume control. Mute[0]</li> <li>1'b0: Channel 1 (default of left channel) un-muted (default)</li> <li>1'b1: Channel 1 (default of left channel) muted Mute[1]</li> <li>1'b0: Channel 2 (default of right channel) un-muted (default)</li> <li>1'b1: Channel 2 (default of right channel) muted</li> </ul>

\* All Reserved Bits in Register #7 must be set to the indicated logic level to ensure correct device operation.



## **Register #8: GPIO Configuration**

8 bit, Read-Write Register, Default = 0x88

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Mnemonic	gpio2_cfg				gpio1_cfg				
Default	1	1 0 0 0				0	0	0	

Bit	Mnemonic	Description
		Set GPIO 2 configuration.
[7:4]	gpio2_cfg	Default to 4'd8 (DPLL Lock Status).
		See GPIO Configuration Table below for meaning of all settings.
		Set GPIO 1 configuration
[3:0]	gpio1_cfg	Default to 4'd8 (Automute Status).
		See GPIO Configuration Table below for meaning of all settings.

#### **GPIO Configuration Table**

Setting	Direction	GPIO Function
4'd0	Output	Automute status (active high)
4 00	Output	<ul> <li>asserted when Automute condition is met</li> </ul>
4'd1	Output	DPLL Lock status (active high)
- u i	Output	– asserted when DPLL is in lock
4'd2	Output	Minimum Volume (active high)
1 02	Calpat	- asserted when volume of both the left & right channels has ramped to its minimum value (–127.5dB)
4'd3	Output	MCLK
		DPLL Lock interrupt (active high)
4'd4	Output	- asserted when DPLL Lock status changes state
		- reading register 64 clears the interrupt
	_	Automute Interrupt (active high)
4'd5	Output	- asserted when Automute status changes state
		- reading register 64 clears the interrupt
		DPLL Lock or Automute interrupt (active high)
4'd6	Output	- asserted when DPLL Lock or Automute status changes state
		- reading register 64 clears the interrupt
4'd7	Output	Output low
4'd8	Input	Used as an input pin – pin status can be read from register #65.
4'd9	Input	Input Selection – uses the GPIO as an input select based on register #21
4'd15	Output	Output high



### **Register #10: Master Mode Control**

8 bit, Read-Write Register, Default =  $0x^2$ 

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	master_clock_enable	clock_divider_select		sync_mode		stop_div		
Default	0	0	0	0	0	0	1	0

Bit	Mnemonic	Description
[7]	master_clock_enable	1'b0 disables master mode (default) 1'b1 enables master mode (driving Bit clock and Frame Clock)
[6:5]	clock_divider_select	2'b00: Bit Clock frequency = MCLK / 4 (default) 2'b01: Bit Clock frequency = MCLK / 8 2'b10: Bit Clock frequency = MCLK / 16 2'b11: Bit Clock frequency = MCLK / 16 Frame Clock frequency = Bit Clock frequency / 64
[4]	sync_mode	1'b0 for normal operation of the DPLL and ASRC. 1'b1 to enable quick lock if the fs & MCLK are synchronous & MCLK is 128 x FSR. Note: quick lock can only be used in PCM normal mode
[3:0]	stop_div	Sets the number of FSR edges that must occur before the DPLL and ASRC can lock on to the incoming signal. 4'd0 = 16384 FSR edges 4'd1 = 8192 FSR edges 4'd2 = 5461 FSR edges (default) 4'd3 = 4096 FSR edges 4'd4 = 3276 FSR edges 4'd5 = 2730 FSR edges 4'd6 = 2340 FSR edges 4'd6 = 2340 FSR edges 4'd7 = 2048 FSR edges 4'd7 = 1638 FSR edges 4'd9 = 1638 FSR edges 4'd10 = 1489 FSR edges 4'd11 = 1365 FSR edges 4'd12 = 1260 FSR edges 4'd13 = 1170 FSR edges 4'd14 = 1092 FSR edges 4'd15 = 1024 FSR edges

For correct operation, master mode should only be enabled when the DAC's input mode is set to I<sup>2</sup>S, and when i2s\_length is set to 32-bit and i2s\_mode is set to I<sup>2</sup>S in register 1.

When master mode is enabled, the DATA\_CLK pin will output Bit Clock and the DATA1 pin will output Frame Clock at frequencies specified by clock divider select.

When PCM data with FSR > 96kHz is used, stop\_div should be set to 4'd0 (16384 FSR edges).



## **Register #11: Channel Mapping**

8 bit, Read-Write Register, Default = 0x02

Bits	[7]	[6]	[6] [5] [4]		[3]	[2]	[1]	[0]
Mnemonic	reserved *	spdif_sel		el	ch2_analog_swap	ch1_analog_swap	ch2_sel	ch1_sel
Default	0	0	0 0 0		0	0	1	0

Bit	Mnemonic	Description
[7]	reserved *	
[6:4]	spdif_sel	select the spdif data source 3'd0 = DATA_CLK (default) 3'd1 = DATA2 3'd2 = DATA1 3'd3 = GPIO1 3'd4 = GPIO2 3'd5-7: reserved
[3]	ch2_analog_swap	1'b0 = normal operation (default) 1'b1 = swap dac and dacb
[2]	ch1_analog_swap	1'b0 = normal operation (default) 1'b1 = swap dac and dacb
[1]	ch2_sel	1'b0 = left 1'b1 = right (default)
[0]	ch1_sel	1'b0 = left (default) 1'b1 = right

\* All Reserved Bits in Register #11 must be set to the indicated logic level to ensure correct device operation.

Left and Right channels can be reversed using Register #11.



### **Register #12: DPLL/ASRC Settings**

8 bit, Read-Write Register, Default = 0x5A

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Mnemonic	С	lpll_b	w_i2	s	dpll_bw_dsd				
Default	0	1	0	1	1	0	1	0	

Bit	Mnemonic	Description
[7:4]	dpll_bw_i2s	DPLL bandwidth setting for I <sup>2</sup> S and SPDIF modes (16 settings) 4'b0000 : OFF 4'b0001 : Lowest Bandwidth 4'b0101 : (default)
		4'b1010 : 4'b1111 : Highest Bandwidth
	dpll_bw_dsd	DPLL bandwidth setting for DSD mode (16 settings) 4'b0000 : OFF 4'b0001 : Lowest Bandwidth
[3:0]		4'b0101 : 4'b1010 : (default)
		4'b1111 : Highest Bandwidth

The ES9028C2M contains a Jitter Eliminator block, which employs the use of a digital phase locked loop (DPLL) to lock to the incoming audio clock rate. When in I<sup>2</sup>S or SPDIF mode, the DPLL will lock to the frame clock (1 x fs). However, when in DSD mode, the DPLL has no frame clock information, and must instead lock to the bit clock rate (BCK). For this reason, there are two bandwidth settings for the DPLL.

Register #12 [7:4] (0x05 default) contains the bandwidth setting for  $I^2S$  / SPDIF mode. Register #12 [3:0] (0x0A default) contains the bandwidth setting for DSD mode.

The DPLL bandwidth sets how quickly the DPLL can adjust its internal representation of the audio clock. The higher the jitter or frequency drift on the audio clock, the higher the DPLL bandwidth must be so that the DPLL can react.



### **Register #13: THD Compensation**

8-bit, Read-Write Register, Default = 0x40

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	reserved *	bypass_thd	reserved *					
Default	0	1	0	0	0	0	0	0

Bit	Mnemonic	Description
[7]	reserved	
[6]	bypass_thd	<ul> <li>1'b0: enable THD compensation</li> <li>output = input + (input<sup>2</sup>) x thd_comp_c2 + (input<sup>3</sup>) x thd_comp_c3</li> <li>thd_comp_c2 is stored in registers 23-22 (16 bits signed) (register 23 stores MSBs)</li> <li>thd_comp_c3 is stored in registers 25-24 (16 bits signed) (register 25 stores MSBs)</li> <li>1'b1: disable THD compensation (default)</li> <li>PCM mode: output = input; DSD mode: output = input / 2</li> </ul>
[5:0]	reserved	

\* All reserved Bits in Register #13 must be set to the indicated logic level to ensure correct device operation

THD compensation can be used to reduce the 2<sup>nd</sup> and 3<sup>rd</sup> harmonic distortion introduced by external output drivers. A system level tuning is required to arrive at the optimum coefficients for thd\_comp\_c2 and thd\_comp\_c3.

#### <u>Notes</u>

- To get the same gain (output = input) for PCM and DSD modes without THD compensation, bypass\_thd should be set to 1'b0 with thd\_comp\_c2 and thd\_comp\_c3 set to 16'd0 (default)
- Erroneous compensation can lead to higher distortion than the one without compensation. If accurate tuning cannot be performed, thd\_comp\_c2 and thd\_comp\_c3 should be set to 16'd0 (default) if bypass\_thd is set to 1'b0.

## Register #14: Soft Start Settings

8 bit, Read-Write Register, Default = 0x8A

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	soft_start	soft_start_on_lock	mute_on_lock		soft_	start_	_time	
Default	1	0	0	0	1	0	1	0

Bit	Mnemonic	Description			
[7]	soft_start	1'b0: Ramp the output stream to ground 1'b1: Normal operation (default) – ramp the output stream to ½ x AVCC_L/R			
[6]	soft_start_on_lock	1'b0: Do not force output low when lock is lost (default) 1'b1: Force output low when lock is lost			
[5]	mute_on_lock	1'b0: Do not force a mute when lock is lost (default) 1'b1: Force a mute when lock is lost			
[4:0]	soft_start_time	Time for soft start ramp = 4096 x 2 <sup>(soft_start_time+1)</sup> / MCLK seconds (where MCLK is measured in Hz). The valid range of soft-start_time is from 0 to 20.			



**Register #15: Volume 1** (usually selected for the Left Channel, but can be reversed using Register #11)

8 bit, Read-Write Register, Default = 0x50

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic				volu	me1			
Default	0	1	0	1	0	0	0	0

Bit	Mnemonic	Description
[7:0]	volume1	Default to 8'd80 (–40dB) 0dB to –127.5dB in 0.5dB steps

Register #16: Volume 2 (usually selected for the Right Channel, but can be reversed using Register #11)

8 bit, Read-Write Register, Default = 0x50

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic				volu	me2			
Default	0	1	0	1	0	0	0	0

Bit	Mnemonic	Description
[7:0]	volume2	Default to 8'd80 (–40dB) 0dB to –127.5dB in 0.5dB steps

## Register #20-17: Master Trim

32 bit, Read-Write Register, Default = 32'h7ffffff. Reg 20 are the MSB's, Reg 17 are the LSBs.

Bits	[31:0]
Mnemonic	master_trim
Default	32'h7fffffff

This is a 32-bit value that sets the 0dB level for all volume controls. This is a signed number, so it should never exceed 32'h7fffffff (which is  $2^{31} - 1$ ).



## **Register #21: GPIO Input Selection and OSF Bypass**

8 bit, Read-Write Register, Default = 0x00

Bits	[7:	6]	[5	:4]	[3]	[2]	[1]	[0]
Mnemonic	gpio_inp	out_sel2	gpio_in	out_sel1	reserved *	bypass_iir	reserved *	bypass_osf
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:6]	gpio_input_sel2	Selects which input will be selected when GPIOX = 1'b1 2'd0 = I <sup>2</sup> S data (default) 2'd1 = SPDIF data 2'd2 = reserved 2'd3 = DSD data
[5:4]	gpio_input_sel1	Selects which input will be selected when GPIOX = 1'b0 2'd0 = I <sup>2</sup> S data (default) 2'd1 = SPDIF data 2'd2 = reserved 2'd3 = DSD data
[3]	reserved *	
[2]	bypass_iir	1'b0 = Use the IIR filter (default) 1'b1 = Bypass the IIR filter.
[1]	reserved	
[0]	bypass_osf	<ul> <li>1'b0 = Use the interpolating 8x FIR filter (default)</li> <li>1'b1 = Bypass the interpolating 8x FIR filter.</li> <li>Note: Bypassing the interpolating filter requires that the input data be oversampled at 8x fs by an external oversampling filter</li> </ul>

\* All Reserved Bits in Register #21 must be set to the indicated logic level to ensure correct device operation.

**Note:** Any of the GPIO can be configured to be used as an input select. This allows an external MCU or controller to set the input type by setting the GPIO to either logic high (1'b1) or logic low (1'b0). To set this feature, the first step is to enable one of the GPIO as an input select by setting gpio\_cfg to 4'd9. Once a GPIO is configured as an input select it has the ability to select between two different inputs. The first input (logic low) is set via register 21[5:4]. The second input (logic high) is set via register 21[7:6]. Only one GPIO should be configured as an input select, and the ES9028C2M will only use the first GPIO if multiple GPIOs are configured as an input selection.



## **Register #23-22: 2<sup>nd</sup> Harmonic Compensation Coefficients (both channels)**

16 bit, Read-Write Register, Default = 0x0000 (no compensation). Register #23 is MSB. See Registers #13 and #34-38 for more details.

Bits	[15:0]
Mnemonic	Thd_comp_c2
Default	16'd0

## Register #25-24: 3rd Harmonic Compensation Coefficients (both channels)

16 bit, Read-Write Register, Default = 0x0000 (no compensation). Register #25 is MSB. See Registers #13 and #34-38 for more details.

Bits	[15:0]
Mnemonic	Thd_comp_c3
Default	16'd0

The THD Compensation registers are signed integer values split into two memory locations each.

THD Compensation Coefficient	MSB	LSB
x^3 (third harmonic)	Register 25	Register 24
x^2 (second harmonic)	Register 23	Register 22

Table 1: THD Compensation Registers

1. Configure the output stage gain for the maximum desired output level. *If any component values are later changed on the output audio signal path you will need to re-tune the THD Compensation to achieve peak performance.* 

2. Set the input level, Sabre2M Volume and Master Trim for the maximum desired output level. If the output level is later increased beyond this level, you will need to re-tune the THD Compensation to achieve peak performance.

3. Adjust registers 0x23 and 0x25 to achieve peak THD performance. Use the I<sup>2</sup>C interface or the Sabre2M GUI to make the adjustments while watching the THD+N measurement.

In the GUI, adjust the THD Compensation sliders as shown in figure 1. The sliders are linked to the MSB of the THD Compensation registers so they are somewhat coarse.

Both channels are tuned simultaneously; keep an eye on both measurements.

#### Typical register values are very close to zero.


4. For finer adjustments use registers 0x22 and 0x24. Use the I<sup>2</sup>C interface or the Sabre2M GUI to make large changes of 50 or so while watching the THD+N measurement. Switch to smaller increments when you're close to peak performance.

In the GUI, open the register listing (see figure 2) and click Update Registers to make sure the most up-to-date values are displayed. There are no sliders for the fine-adjust registers (see figure 3).

The Sabre2M GUI is available for download from the ESS website at: 64-Bit: <u>http://www.esstech.com/software/Sabre2M\_signed\_x64.zip</u> 32-Bit: <u>http://www.esstech.com/software/Sabre2M\_signed\_x86.zip</u>



File USB Help	Update Registers						
Volume 1-2 N	Naster Trim Automute	Input	Mapping	Filters	Modulators	GPIO	Misc
		Syste	em				
		S	oftware Res	et	Oscillator D	Drive N	omal 🔹
		THD	Compensati	on		[	Enable
	Ь	x^2	_				
		x^3	_				
	Level Time	-					






Figure 2. Opening the register listing

Registers	Decimal	Hexadeci	Binary	
Register 15	0	0x0	060000000	
Register 16	0	0x0	060000000	
Register 17	255	0xFF	0b11111111	
Register 18	255	0xFF	Ob11111111	
Register 19	255	0xFF	Ob11111111	
Register 20	127	0x7F	0601111111	
Register 21	0	0x0	060000000	
Register 22	0	0x0	060000000	Т
Register 23	255	0xFF	0b11111111	
Register 24	0	0x0	060000000	
Register 25	255	0xFF	0Ь11111111	
Register 64	253	UXFD	051111101	
Register 65	253	0xFD	0b11111101	
Register 66	253	0xFD	0b11111101	
Register 67	253	0xFD	0b11111101	
Register 68	253	0xFD	0b11111101	
Register 69	253	0xFD	0b11111101	
Register 70	253	0xFD	0b11111101	
Register 71	253	0xFD	0611111101	
Register 72	253	0xFD	0b11111101	

Figure 3. THD Compensation Registers in the register listing



### **Register #26: Programmable Filter Address**

8 bit, Read-Write Register, Default = 0x00

Bits	[7]		[6:0]					
Mnemonic	prog_coeff_stage	prog_coeff_addr						
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic Description			
		Selects which stage of the filter to write.		
[7]	[7] prog_coeff_stage	1'b0 = Stage 1 of the oversampling filter (128 coefficients).		
		1'b1 = Stage 2 of the oversampling filter (16 coefficients).		
[6:0]	prog. oo off. oddr	Selects the coefficient address when writing custom coefficients		
[0.0]	prog_coeff_addr	for the oversampling filter.		

### Register #29-27: Programmable Filter Coefficient

8 <u>bit, Read-Write Register, De</u>fault = 0x000000

Bits	[23:0]
Mnemonic	prog_coeff
Default	24'd0

Bit	Mnemonic	Description
[23:0]	prog_coeff	A 24-bit filter coefficient that will be written to address 'prog_coeff_addr'.

### Register #30: Programmable Filter Control

8 bit, Read-Write Register, Default = 0x00

Bits	[7:3]			[2]	[1]	[0]
Mnemonic	reserved *			even_stage2_coeff	prog_coeff_we	prog_coeff_en
Default	0 0 0 0 0		0	0	0	0

Bit	Mnemonic	Description
[7:3]	reserved *	
[2]	even_stage2_coeff	Sets the type of symmetry of the stage 2 programmable filter. 1'b0 = Uses a sine symmetric filter (27 coefficients). 1'b1 = Uses a cosine symmetric filter (28 coefficients).
[1]	prog_coeff_we	1'b0 = Disable writing to the custom filter coefficients. 1'b1 = Enable writing to the custom filter coefficients. Note: When set to 1'b1 the custom filter will be bypassed regardless of the state of register 21[0].
[0]	prog_coeff_en	1'b0 = Use one of the built-in oversampling filters. 1'b1 = Use the custom oversampling filter. Note: The custom filter is not programmed to anything on reset, valid coefficients must be written to the filter before enabling.

\* All Reserved Bits in Register #30 must be set to the indicated logic level to ensure correct device operation.

**Note:** even\_stage2\_coeff sets the type of symmetry used by the second stage filter. The actual RAM is 16 coefficients, but only the first 14 coefficients are used when applying the oversampling filter. The first 14 coefficients are mirrored using either sine or cosine symmetry, resulting in a filter length of either 27 or 28 taps. This means that the second stage RAM should only contain half of the impulse response of the second stage filter, and the impulse peak value will be contained in the 14<sup>th</sup> coefficient. Also note that, due to the symmetry of the filter, only linear phase filters may be used in the second stage.

ES9028C2M Datasheet



## **Register #35-34: Right Channel 2<sup>nd</sup> Harmonic Compensation Coefficients**

16-bit, Read-Write Register, Default = 0x0000 (no compensation). Register #35 is MSB. See Registers #13, #22-25, and #38 for more details.

Bits	[15:0]
Mnemonic	Thd_comp_c2_right
Default	16'd0

## **Register #37-36: Right Channel 3rd Harmonic Compensation Coefficients**

16-bit, Read-Write Register, Default = 0x0000 (no compensation). Register #37 is MSB. See Registers #13, #22-25, and #38 for more details.

	, ,
Bits	[15:0]
Mnemonic	Thd_comp_c3_right
Default	16'd0

### **Register #38: Separate THD Compensation**

8-bit, Read-Write Register, Default = 0x00

Bits	[7:1]	[0]
Mnemonic	reserved *	enable_separate_thd_comp
Default	0	0

Bit	Mnemonic	Description
[7:1]	reserved *	
[0]	enable_separate_thd_comp	<ul> <li>1'b0: (default)</li> <li>left/right THD compensation coefficients are taken from registers #25-22</li> <li>1'b1:</li> <li>left THD compensation coefficients are taken from registers #25-22</li> <li>right THD compensation coefficients are taken from registers #37-34</li> </ul>

\* All Reserved Bits in Register #38 must be set to the indicated logic level to ensure correct device operation.



## **Register #39-40: FSYNC**

FSYNC is from a combination of these 2 registers.

#### Reg 39, 8 bit, Read-Write Register, Default=0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic		FSYNC DIVIDER[7:0]						
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:0]	FSYNC DIVIDER	LSB 8 bits of FSYNC DIVIDER [7:0]
		See Note.

Reg 40, 8 bit, Read-Write Register, Default=0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Mnemonic	FSYNC CLOCK	SELECT [1:0]	FSYNC SELECT [1:0]		FSYNC DIVIDER[11:8]				
Default	0	0	0	0	0	0	0	0	

Bit	Mnemonic	Description
[7:6]	FSYNC CLOCK SELECT	Multiple of FS (Sample Frequency)
		2'b00: MCLK (Master Clock) (default)
		2'b01: 128FS
		2'b10: 64FS
		2'b11: 1FS
[5:4]	FSYNC SELECT	FSYNC output select
		2'b00: Tristate Output (default)
		2'b01: 1'b0
		2'b10: 1'b1
		2'b11: FSYNC CLOCK / FSYNC DIVIDER
[3:0]	FSYNC DIVIDER	MSB 4 bits of FSYNC DIVIDER [11:8]
		See Note.

### Note:

FSYNC is a programmable pin for setting the switching rate of the charge pump in the headphone amplifier. Normally, it does not need to be overwritten but the user may want synchronous operation.

FSYNC = FSYNC SELECT / FSYNC DIVIDER when FSYNC SELECT = 2'b11

- = 1'b0 when FSYNC SELECT = 2'b01
- = 1'b1 when FSYNC SELECT = 2'b10
- = Tristate when FSYNC SELECT = 2'b00



## **Register #42: HPSDb and SW**


8 bit, Read-Write Register, Default=0x20

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	NA	HPSDb	NA	NA	NA	NA	SW_CTRL	SW_CTRL_OE
Default	0	0	1	0	0	0	0	0

Bit	Mnemonic	Description
[6]	HPSDb	Headphone Amp Shutdown Bar
		1'b1: Headphone Amp Enabled
		1'b0: Headphone Amp Disabled (default)
[1]	SW_CTRL	SW Control
		1'b1: SW 1'b1
		1'b0: SW 1'b0 (default)
[0]	SW_CTRL_OE	SW Control Output Enable
		1'b1: SW Output Enabled
		1'b0: SW Output Disabled (default)
		See Note.

### Note:

On startup or reset GPIO2 is configured as an input. SW is connected to GPIO2 through a 120k resistor. Once SW\_CTRL\_OE is programmed to be 1'b1 **then** SW can be controlled through software. It is advisable that SW\_CTRL\_OE be set to 1'b1 always.







## **Register #64: Chip Status**

8 bit, Read-Only Register

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	res	served	revision	chip_id		с С	automute_status	lock_status

Bit	Mnemonic	Description
[7:6]	reserved	
[5]	revision	0'
[4:2]	chip_id	3'd1 => ES9028C2M
[1]	automute_status	1'b0 => Automute condition is inactive. 1'b1 => Automute condition is active.
[0]	lock_status	1'b0 => The Jitter Eliminator is not locked to an incoming signal. 1'b1 => The Jitter Eliminator is locked to an incoming signal.

## Register #65: GPIO Status

8 bit, Read-Only Register

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic			rese	rved			gpio_	l[1:0]

Bit	Mnemonic	Description
[7:2]	reserved	
[1]	gpio_l[1]	Status of pin GPIO2
[0]	gpio_I[0]	Status of pin GPIO1



### Register #69-66: DPLL Ratio

32 bit, Read-Only Register. Register #69 contains the MSBs, Register #66 contains the LSBs

Bits	[31:0]
Mnemonic	dpll_num

This is a read-only 32bit value that can be used to calculate the sample rate. The raw sample rate (FSR) can be calculated using: FSR = (DPLL\_NUM x  $F_{MCLK}$ ) /  $2^{32}$ .

Note that the DPLL number (register 66-69) should be read from LSB to MSB as it is latched on the LSBs (register 66).

### **Register #74-70: Channel Status**

Register #74 contains the MSBs, Register #70 contains the LSBs Format is [191:0]

These registers allow read back of the SPDIF channel status. The status definition is different for the consumer configuration and professional configuration. Please refer to the following two tables for details.




		<u>SPDI</u>	CHANNEL	STATUS -	- Consumer	configuratio	<u>on</u>	
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	Reserved	Reserved	0:2Channel 1:4Channel	Reserved	0: No-Pre-emph 1: Pre-emphasis	0: CopyRight 1: Non-CopyRight	0: Audio 1: Data	0: Consumer 1: Professional
1	0x05: Music 0x06: Prese 0x08: Solid	eral r-Optical Converter hetic al Broadcast cal Instrumer ent A/D Conv State Memo e A/D Conve	erter ry					
2	Channel Nu 0x0: Don't ( 0x1: A (Left 0x2: B (Rig 0x3: C 0x4: D 0x5: E 0x6: F 0x7: G 0x8: H 0x9: I 0x8: H 0x9: I 0x8: K 0x8: K 0xC: L 0xD: M 0xE: N 0xF: O	umber Care :)			Source Number 0x0: Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15			
3	Reserved	Reserved	Clock Accuracy 0x0: Level 2 ±100 0x1: Level 1 ±50p 0x2: Level 3 varia	opm	OXF: 13           Sample Frequenc           0x0: 44.1k           0x2: 48k           0x3: 32k           0x4: 22.05k           0x6: 24k           0x8: 88.2k           0xA: 96k           0xC: 176.4k           0xE: 192k	y		
4	Reserved	Reserved	Reserved	Reserved	Word Length: If Word Field Size	=0  If Word Field Size   000=Not indicated  100 = 19bits  010 = 18bits  110 = 17bits  001 = 16bits  101 = 20bits		Word Field Size 0: Max 20bits 1: Max 24bits



	SPDIF C	HA	NNEL STATU	JS – Pi	rofess	ional cont	figuration	
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	sampling frequency: 00: not indicated (or see byte 4) 10: 48 kHz 01: 44.1 kHz 11: 32 kHz		lock: 0: locked 1: unlocked	emphasis: 000: Emphasis not ir 001: No emphasis 011: CD-type empha 111: J-17 emphasis		nasis	0: Audio 1: Non-audio	0: Consumer 1: Professional
1	User bit management: 0000: no indication 1000: 192-bit block as cha 0100: As defined in AES18 1100: user-defined 0010: As in IEC60958-3 (c	3		Channel mode: 0000: not indicated (default to 2 channel) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) 1111: Multichannel (see byte 3 for ID)				
2	alignment level: 00: not indicated 10: –20dB FS 01: –18.06dB FS	ID: not indicated         If max = 20bits         Image: 100 = 100         Image: 100         Image: 100 <th< td=""><td>indicated bits bits bits</td><td>100: used for</td><td>mple word: ed, audio max 20 b main audio, max 24 coord, audio max 2 coord, audio max 2</td><td>4 bits</td></th<>			indicated bits bits bits	100: used for	mple word: ed, audio max 20 b main audio, max 24 coord, audio max 2 coord, audio max 2	4 bits
3	Channel identification: if bit 7 = 0 then channel nu if bit 7 = 1 then bits 4–6 de		s 1 plus the numeric	value of bit	s 0-6 (bit re		nnel number within	that mode.
4	fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value	Sam 0000 0001 0010 1001 1010 1011 0011	ble frequency (fs): : not indicated : 24kHz : 96kHz : 22.05kHz : 88.2kHz : 176.4kHz : 192kHz : User defined			Reserved		udio reference signal): e 2 (±10ppm)



# **RECOMMENDED POWER-UP SEQUENCE**





# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING		
Positive Supply Voltage (VCCA, AVCC_L, AVCC_R, DVCC)	+4.7V with respect to GND		
Positive Supply Voltage (DVDD)	+1.8V with respect to GND		
Output Voltage Range (DACL, DACR, DACLB, DACRB)	GND < Vout < AVCC		
Storage Temperature Range	–65°C to +150°C		
Operating Junction Temperature	+125°C		
Voltage range for Digital Input Pins	-0.3V to DVCC+ 0.3V		
ESD Protection			
Human Body Model (HBM)	2000V		
Machine Model (MM)	200V		
Charged Device Model (CDM)	500V		

WARNING: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

# **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	CONDITIONS		
Operating temperature	TA	-20°C to +70°C		
Power Supply	Symbol	Voltage	Current nominal (Note 1)	Current standby (Notes 1, 2)
Digital power supply voltage	DVCC	+1.8V ±5% +3.3V ±5%	22mA 23mA	< 10uA
Internal Digital Core supply	DVDD	+1.2V (typical)	NA	NA
External Digital Core supply	DVDD	+1.3V ±5% (Note 3)	Note 4	Note 4
Analog core supply voltage	VCCA	+3.3V ±5%	2mA	
Analog power supply voltage (must be low-noise supplies)	AVCC_L AVCC_R	+3.3V ±5%	11mA	< 40uA
Total Power		DVCC = +1.8V DVCC = +3.3V	83mW 120mW	< 1mW

Notes

1) fs = 44.1kHz, external MCLK = 40MHz, 0dB 1kHz output, I<sup>2</sup>S input, output unloaded, internal DVDD, all external supply voltages at nominal center values

2) Measured with RESETB held low after setting the soft\_start bit in register 14 to 1'b0 to fully ramp the DAC outputs to ground

3) Internal DVDD should be used except under the conditions described on page 8. External +1.3V DVDD is required above the operating frequencies described on page 8. The external supply voltage should be greater than the internal +1.2V supply so the internal regulator is disabled. DVDD current is measured with MCLK = 100MHz.


4) Nominal external DVDD current is 47mA. For lowest power consumption, external DVDD should be turned off in standby mode.

# **DC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Minimum	Maximum	Unit	Comments
VIH	High-level input voltage	DVCC / 2 + 0.4		V	
VIL	Low-level input voltage		0.4	V	
VOH	High-level output voltage	DVCC - 0.2		V	IOH = 100μA
VOL	Low-level output voltage		0.2	V	IOL = 100µA




# XI / MCLK Timing



Parameter	Symbol	Min	Max	Unit
MCLK pulse width high	T <sub>MCH</sub>	4.5		ns
MCLK pulse width low	TMCL	4.5		ns
MCLK cycle time	T <sub>MCY</sub>	10		ns
MCLK duty cycle		45:55	55:45	

# **Audio Interface Timing**



Parameter	Symbol	Min	Max	Unit
DATA_CLK pulse width high	tосн	4.5		ns
DATA_CLK pulse width low	<b>t</b> DCL	4.5		ns
DATA_CLK cycle time	t <sub>DCY</sub>	10		ns
DATA_CLK duty cycle		45:55	55:45	
DATA set-up time to DATA_CLK rising edge	t <sub>DS</sub>	4.1		ns
DATA hold time to DATA_CLK rising edge	t <sub>DH</sub>	2		ns

#### Notes:

- Audio data on DATA[2:1] are sampled at the rising edges of DATA\_CLK and must satisfy the setup and hold time requirements relative to the rising edge of DATA\_CLK
- For DSD Phase mode, the normal data (D0, D1, D2... on p.10) must satisfy the setup and hold time requirements relative to the rising edge of DATA\_CLK. The complimentary data (D0, D1, etc.) will be ignored.





# ANALOG PERFORMANCE

#### Test Conditions (unless otherwise stated)

1.  $T_A = 25^{\circ}C$ , AVCC = VCCA = DVCC = +3.3V, internal DVDD with  $4.7\mu F \pm 20\%$  decoupling, fs = 44.1kHz, MCLK = 27MHz & 32-bit data

2. SNR/DNR: A-weighted over 20Hz-20kHz in averaging mode

THD+N: un-weighted over 20Hz-20kHz bandwidth
--

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
Resolution			32		Bits
MCLK (PCM normal mode)	Note 3	192FSR			
MCLK (PCM OSF bypass mode)		24FSR		Note 2	U-
MCLK (DSD mode)		3FSR		Note 2	Hz
MCLK (SPDIF mode)		386FSR			
DYNAMIC PERFORMANCE	· ·	·			
DNR (differential current mode)	-60dBFS		129		dB-A
THD+N (differential current mode)	0dBFS		-120		dB
ANALOG OUTPUT	· ·	·			
Differential (+ or –) voltage output range	Full-scale out		0.867 x AVCC		Vp-p
Differential (+ or –) voltage output offset	Bipolar zero out		AVCC / 2		V
Differential (+ or –) current output range (Note 1)	Full-scale out		0.867 x AVCC / 403		mAp-p
Differential (+ or –) current output offset (Note 1)	Bipolar zero out to virtual ground at voltage Vg (V)		1000 / 403 x (AVCC / 2 – Vg)		mA
Digital Filter Performance	· · · · · · · · · · · · · · · · · · ·	·			
De-emphasis error				±0.2	dB
Mute Attenuation			-127		dB
PCM Filter Characteristics (Sharp Roll Off	· · · · · · · · · · · · · · · · · · ·				
Deee hand	±0.003dB			0.454fs	Hz
Pass band	–3dB			0.49fs	Hz
Stop band	<-115dB	0.546fs			Hz
Group Delay			35 / fs		S
PCM Filter Characteristics (Slow Roll Off)					
Deep hand	±0.05dB			0.308fs	Hz
Pass band	–3dB			0.454fs	Hz
Stop band	<-100dB	0.814fs			Hz
Group Delay			6.25 / fs		s
PCM Filter Characteristics (Minimum Pha	se)	•		•	•
Deee head	±0.003dB			0.454fs	Hz
Pass band	–3dB			0.49fs	Hz
Stop band	<	0.546fs			Hz

#### <u>Notes</u>

1. Differential (+ or –) current output is equivalent to a differential (+ or –) voltage source in series with a  $403\Omega \pm 11\%$  resistor. The differential (+ or –) voltage source has a peak-to-peak output range of (0.867 x AVCC) & an output offset of (AVCC / 2).


2. With internal DVDD, maximum MCLK frequency is 50MHz (DVCC = +1.8V).

MCLK can be up to 100MHz (DVCC = +3.3V) using an external +1.3V ±5% DVDD supply.


3. ES9028C2M also supports synchronous MCLK at 128 x FSR.



# PCM DE-EMPHASIS FILTER RESPONSE (32kHz)




# PCM DE-EMPHASIS FILTER RESPONSE (44.1kHz)






# PCM DE-EMPHASIS FILTER RESPONSE (48kHz)






# PCM FILTER FREQUENCY RESPONSE






# **PCM FILTER IMPULSE RESPONSE**



Unit: 1/fs (s)




# **DSD FILTER RESPONSE**






### Figure 4. ES9028C2M Reference Design






# 28-Ball CSP Top View Marking





# 28-Ball CSP Mechanical Dimensions



	Millimeters		
	MIN NOM MA		
Package Body Dimension (A)	1.801	1.826	1.851
Package Body Dimension (B)	2.935	2.960	2.985
Package Height	0.406	0.453	0.500
Ball Height	0.175	0.206	0.237
Package Body Thickness	0.231	0.247	0.263
Ball Dimension	0.234	0.260	0.312
Ball Pitch		0.400	
Total Ball Count		28	



## **Reflow Process Considerations**

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.

The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size *(Table RPC-2).* This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.




Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)

Note: Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

#### Manual Soldering:

Allowed up to 2 times with maximum temperature of 350 degrees no longer than 3 seconds.



#### Table RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly
Preheat/Soak	
Temperature Min (Tsmin)	150°C
Temperature Max (Tsmax)	200°C
Time (ts) from (Tsmin to Tsmax)	60-120 seconds
Ramp-up rate (TL to Tp)	3°C / second max.
Liquidous temperature (TL)	217°C
Time (tL) maintained above TL	60-150 seconds
Pook pookogo body tomporaturo (Tp)	For users Tp must not exceed the classification temp in Table RPC-2.
Peak package body temperature (Tp)	For suppliers Tp must equal or exceed the Classification temp in Table RPC-2.
Time (tp)* within 5°C of the specified classification temperature (Tc), see Figure RPC-1	30* seconds
Ramp-down rate (Tp to TL)	6°C / second max.
Time 25°C to peak temperature	8 minutes max.
* Tolerance for peak profile temperature maximum.	(Tp) is defined as a supplier minimum and a user

Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ±2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1. For example, if Tc is 260°C and time tp is 30 seconds, this means the following for the supplier and the user.

For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.

For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

### Table RPC-2 Pb-Free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm3, <350	Volume mm3, 350 to 2000	Volume mm3, >2000
<1.6 mm	260°C	260°C	260°C
1.6 mm – 2.5 mm	260°C	250°C	245°C
>2.5 mm	250°C	245°C	245°C

Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).

Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks.

Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



# **ORDERING INFORMATION**

Part Number	Description	Package
ES9028C2M	Sabre <sup>32</sup> Reference 32-Bit, 2-Channel, Low Power Audio DAC	28-Ball CSP

The letter C identifies the package type CSP

## **Revision History**

Rev.	Date	Notes
0.2c	November 25, 2015	Initial release
0.2d	December 2, 2015	Updated pinout diagrams Added register settings for FSYNC, HPSDb and SW Updated Mobile Application Diagram and Example Application Circuit
0.3	December 4, 2015	Updated feature description table Updated chip and system block diagrams Updated pin layout and description Updated application schematic
0.4	February 12, 2016	Updated application schematic Updated Recommended Operating Conditions
0.41	February 22, 2016	Corrected trademark designation Corrected typos and page formatting
0.5	November 15, 2018	Added Low Power Audio DAC description, removed Advanced Information

ESS IC's are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability whatsoever and disclaims any expressed, implied or statutory warranty for use of ESS IC's in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ESS Technology: ES9028C2M