# **NINA-B40** series

### Stand-alone Bluetooth 5.1 low energy modules

**Data sheet** 



#### Abstract

This technical data sheet describes the stand-alone NINA-B40 series Bluetooth<sup>®</sup> 5.1 Low Energy modules. The NINA-B4 family includes two sub-series – the NINA-B40 and NINA-B41 series. The NINA-B40 series provides an open CPU architecture with a powerful MCU for customer applications, while the NINA-B41 series are delivered with pre-flashed u-connectXpress software.





## **Document information**

Title	NINA-B40 series	
Subtitle	Stand-alone Bluetooth 5.1 low energy modules	
Document type	Data sheet	
Document number	UBX-19049405	
Revision and date	R09	1-Jul-2024
<b>Disclosure Restriction</b>	C1 - Public	

Product status	Corresponding content status		
Functional Sample	Draft	For functional testing. Revised and supplementary data will be published later.	
In Development / Prototype	Objective Specification	Target values. Revised and supplementary data will be published later.	
Engineering Sample	Advance Information	Data based on early testing. Revised and supplementary data will be published later.	
Initial Production	Early Production Information	Data from product verification. Revised and supplementary data may be published later.	
Mass Production / End of Life	Production Information	Document contains the final product specification.	

#### This document applies to the following products:

Product name	Type number	Software	Hardware version	PCN reference	Product status
NINA-B400	NINA-B400-00B-00	Open CPU	03	N/A	Mass Production
NINA-B401	NINA-B401-00B-00	Open CPU	02	N/A	Mass Production
NINA-B406	NINA-B406-00B-00	Open CPU	04	N/A	Mass Production

u-blox or third parties may hold intellectual property rights in the products, names, logos, and designs included in this document. Copying, reproduction, or modification of this document or any part thereof is only permitted with the express written permission of u-blox. Disclosure to third parties is permitted for clearly public documents only. The information contained herein is provided "as is" and u-blox assumes no liability for its use. No warranty, either express or implied, is given, including but not limited to, with respect to the accuracy, correctness, reliability, and fitness for a particular purpose of the information. This document may be revised by u-blox at any time without notice. For the most recent documents, visit www.u-blox.com. Copyright © u-blox AG.



# Contents

Documer	nt information	2
Contents	5	3
1 Funct	tional description	6
1.1 Ove	erview	6
1.2 App	olications	7
1.3 Blo	ck diagram	7
1.3.1	NINA-B400	8
1.3.2	NINA-B401	8
1.3.3	NINA-B406	8
1.4 Pro	duct description	8
1.5 Ord	lering information	8
1.6 Har	rdware options	8
1.7 Sof	tware options	9
1.7.1	Open CPU	9
1.8 Blue	etooth device address	9
2 Interf	faces	10
2.1 Pov	ver management	10
2.1.1	Module supply input (VCC)	10
2.1.2	Digital I/O interfaces reference voltage (VCC_IO)	10
2.2 RF	antenna interfaces	10
2.2.1	2.4 GHz radio (ANT)	10
2.2.2	Near Field Communication (NFC)	10
2.2.3	Direction Finding (AoA/AoD)	11
2.3 Sys	stem functions	11
2.3.1	Power modes	11
2.3.2	Module reset	12
2.3.3	CPU and memory	12
2.3.4	Direct Memory Access	12
2.3.5	Programmable Peripheral Interconnect	12
2.3.6	Real Time Counter (RTC)	12
2.4 Lov	v frequency clock	13
2.5 Ser	ial interfaces	13
2.5.1	Universal Asynchronous Receiver/Transmitter (UART)	13
2.5.2	Serial peripheral interface (SPI)	14
2.5.3	Inter-Integrated Circuit interface (I2C)	14
2.5.4	Inter-IC Sound interface (I2S)	14
2.5.5	USB 2.0 interface	15
2.6 Dig	ital interfaces	15
2.6.1	Pulse Width Modulation (PWM)	15
2.6.2	Pulse Density Modulation (PDM)	15



	2.6.3	Quadrature Decoder (QDEC)	15
	2.7 Ana	alog interfaces	15
	2.7.1	Analog to Digital Converter (ADC)	16
	2.7.2	Comparator	16
	2.7.3	Low power comparator	16
	2.7.4	Analog pin options	17
	2.8 GPI	O	17
	2.8.1	Drive strength	18
	2.9 Deb	bug interfaces	18
	2.9.1	SWD	18
	2.9.2	Trace – Serial Wire Output	18
	2.9.3	Parallel trace	18
3	Pin de	efinition1	19
	3.1 NIN	IA-B40 series pin assignment	19
4	Elect	rical specifications	22
		solute maximum ratings	
	4.1.1	Maximum ESD ratings	
	4.2 Ope	erating conditions	
	4.2.1	Operating temperature range	
	4.2.2	Supply/Power pins	
	4.2.3	Current consumption	23
	4.2.4	RF performance	23
	4.2.5	External 32.768 kHz crystal specifications (LFXO)	24
	4.2.6	Antenna radiation patterns	
	4.2.7	RESET_N pin	26
	4.2.8	Digital pins	26
	4.2.9	I2C pull-up resistor values	27
	4.2.10	Analog comparator	27
5		anical specifications	28
	5.1 NIN	A-B400 mechanical specification	28
	5.2 NIN	A-B401 mechanical specification	29
	5.3 NIN	IA-B406 mechanical specification	30
6	Qualit	fication and approvals	32
	6.1 Cou	Intry approvals	32
	6.2 Blue	etooth qualification	32
7	Produ	ıct handling	33
	7.1 Pac	kaging	33
	7.1.1	Reels	
	7.1.2	Tapes	33
	7.2 Moi	isture sensitivity levels	
		low soldering	
		D precautions	



8 Product labeling	
8.1 Product identifiers	
8.2 Identification codes	
Appendix	
A Glossary	
Related documents	
Revision history	
Contact	



## **1** Functional description

### 1.1 Overview

The NINA-B40 series comprises small, stand-alone Bluetooth 5.1 Low Energy wireless modules that are capable of +8 dBm output power and particularly suited for harsh professional environments. NINA-B40 modules are qualified for an operation temperature range of -40 °C to 105 °C.

Based on the Nordic Semiconductor nRF52833 chip that includes an integrated RF core and powerful Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor, NINA-B40 modules support Bluetooth 5.1 modes, 802.15.4 (Thread and Zigbee) and Nordic proprietary 2.4 GHz protocols.

Featuring Angle of Arrival (AoA) and Angle of Departure (AoD) transceivers, the NINA-B40 series supports the Bluetooth 5.1 Direction Finding service. The service can be used for indoor positioning, wayfinding, and asset tracking.

NINA-B40 modules need only a single supply voltage in the range of 1.7–3.6 V. As the voltage level can also be used as the I/O reference, this means that NINA-B40 modules can be easily integrated into simple, single-voltage rail systems. The broad supply voltage range makes NINA-B40 particularly useful in battery powered systems.

With the same pinout, physical size, and mechanical design of NINA-B3 modules, NINA-B40 offers a natural upgrade path for existing NINA-B3 applications. See also NINA-B3 data sheet [6] and NINA-B40 product summary [5].

Model	Description
NINA-B400	Bluetooth 5.1 module that includes a powerful Arm® Cortex®-M4 with FPU and delivers state-of-the-art power performance. All NINA-B40 variants are open CPU modules that enable customer applications to run on the built-in Arm® Cortex®-M4 with FPU. With 512 kB flash and 128 kB RAM, these modules offer sufficient capacity for customer applications on top of the Bluetooth Low Energy stack. NINA-B400 has a U.FL connector for use with an external antenna.
NINA-B401	Bluetooth 5.1 module that includes a powerful Arm® Cortex®-M4 with FPU and delivers state-of-the-art power performance. All NINA-B40 variants are open CPU modules that enable customer applications to run on the built-in Arm® Cortex®-M4 with FPU. With 512 kB flash and 128 kB RAM, these modules offer sufficient capacity for customer applications on top of the Bluetooth Low Energy stack. NINA-B401 has an RF pin for use with an external antenna.
NINA-B406	Bluetooth 5.1 module that includes a powerful Arm® Cortex®-M4 with FPU and delivers state-of-the-art power performance. All NINA-B40 variants are open CPU modules that enable customer applications to run on the built-in Arm® Cortex®-M4 with FPU. With 512 kB flash and 128 kB RAM, these modules offer sufficient capacity for customer applications on top of the Bluetooth Low Energy stack. NINA-B406 has an internal PCB trace antenna integrated in the module PCB. The internal antennas have an extensive range and are specifically designed for embedded devices.

Table 1 describes the different models in the NINA-B40 series.

Table 1: NINA-B40 series

Already globally certified for use with an internal antenna or range of external antennas, the time, cost, and effort spent on deploying NINA-B4 modules into customer applications is reduced significantly.



### 1.2 Applications

- Industrial automation
- Smart buildings and cities
- Low power sensors
- Wireless-connected and configurable equipment
- Point-of-sales
- Health devices
- Real-time Location, RTLS
- Indoor positioning
- Asset tracking

### 1.3 Block diagram




Figure 1: Block diagram of NINA-B40 series



### 1.3.1 NINA-B400

NINA-B400 modules do not include an internal antenna, but do have a U.FL connector to accommodate an external antenna. The module size is 10 x 15 x 2.2 mm.

See the Regulatory information application note [7] for information about approved antennas.

#### 1.3.2 NINA-B401

NINA-B401 modules do not include an internal antenna, so the module PCB has been trimmed to a smaller size. Instead of an internal antenna, the RF signal connects to a dedicated module pin from which it is routed to an external antenna or antenna connector. The module size is 10 x 11.6 x 2.2 mm.

See the Regulatory information application note [7] for information about approved antennas.

#### 1.3.3 NINA-B406

NINA-B406 modules include an internal PCB trace antenna that is integrated in the module PCB using antenna technology from Abracon. The RF signal pin is not connected to any signal path. The module size is  $10 \times 15 \times 2.2$  mm.

### 1.4 Product description

Item	NINA-B400	NINA-B401	NINA-B406
Bluetooth version	5.1	5.1	5.1
Band support	2.4 GHz, 40 channels	2.4 GHz, 40 channels	2.4 GHz, 40 channels
Typical conducted output power	+8 dBm	+8 dBm	-
Radiated output power (EIRP)	+11 dBm (with typical antenna)	+11 dBm (with typical antenna)	+11 dBm
RX sensitivity (conducted)	-95 dBm	-95 dBm	-95 dBm
RX sensitivity, long range mode (conducted)	-102 dBm	-102 dBm	-102 dBm
Supported 2.4 GHz radio modes	Bluetooth Low Energy IEEE 802.15.4	Bluetooth Low Energy IEEE 802.15.4	Bluetooth Low Energy IEEE 802.15.4
	Proprietary 2.4 GHz modes	Proprietary 2.4 GHz modes	Proprietary 2.4 GHz modes
Supported Bluetooth LE data rates	1 Mbps	1 Mbps	1 Mbps
	2 Mbps	2 Mbps	2 Mbps
	500 kbps	500 kbps	500 kbps
	125 kbps	125 kbps	125 kbps
Module size	10.0 x 15.0 mm	10.0 x 11.6 mm	10.0 x 15.0 mm

Table 2: NINA-B40 series characteristics summary

### 1.5 Ordering information

Ordering Code	Product
NINA-B400-00B	NINA-B40 module with U.FL antenna connector and open CPU for custom applications
NINA-B401-00B	NINA-B40 module with RF pin for external antenna and open CPU for custom applications
NINA-B406-00B	NINA-B40 module with internal PCB trace antenna and open CPU for custom applications

Table 3: Product ordering codes

### 1.6 Hardware options

Except for the different antenna solutions, NINA-B40 series modules use an identical hardware configuration. The integrated DC/DC converter is available for higher efficiency under heavy load situations. See also Power management.



### 1.7 Software options

NINA-B40 modules are integrated with an Arm® Cortex®-M4 application processor with FPU, 512 kB flash memory and 128 kB RAM.

The structure of any software running on the module includes the following components:

- Radio stack
- Bootloader (optional)
- Application

The relationship between these components on NINA-B40 and host MCU are shown in Figure 2.




Figure 2: NINA-B40 software structure and available software options

### 1.7.1 Open CPU

The open CPU architecture of NINA-B40 series modules allows module integrators to build their own applications. u-blox recommends Nordic software to speed up the development process.

Nordic Semiconductor software provides a rich and well-tested software development environment for nRF52 based devices. It includes a broad selection of drivers, libraries, and example applications. It also includes other radio stacks.

### 1.8 Bluetooth device address

You can scan the data matrix barcode on the module label to retrieve the Bluetooth device address. See also Product labeling.



## 2 Interfaces

### 2.1 Power management

### 2.1.1 Module supply input (VCC)

NINA-B40 series modules use integrated step-down converters to transform the supply voltage presented at the **VCC** pin into a stable system voltage. Consequently, the modules are compatible for use in battery powered designs – without the need of an additional voltage converter.

The modules support two on-board converters:

- Low dropout (LDO)
- DC/DC buck

separate.

The module automatically switches between these converters to suit the prevailing current consumption. The DC/DC converter is more efficient under high loads when the radio is active, while the LDO converter is better suited for power saving modes.

### 2.1.2 Digital I/O interfaces reference voltage (VCC\_IO)

All modules in the NINA series generally provide an additional voltage supply input for setting the I/O voltage level. In NINA-B40 series modules, the I/O voltage level is similar to the supply voltage and **VCC\_IO** is internally connected to the supply input. Therefore, only a single supply voltage is needed for NINA-B40, which makes it ideal for battery powered designs.

The supply arrangements can vary in other modules in the NINA series. A design that is pin compatible with other NINA-series modules should keep the VCC and VCC\_IO supply rails

### 2.2 RF antenna interfaces

### 2.2.1 2.4 GHz radio (ANT)

NINA-B40 series modules have their own 2.4 GHz antenna solutions. For an overview of the options, see also Figure 1.

- NINA-B400 modules use an U.FL connector solution for external antennas. In this case, the radio signal is routed to the U.FL connector and the **ANT** pin of the modules is internally disconnected.
- NINA-B401 modules use an RF Pin for connecting an external antenna. In this case, the radio signal is routed to the **ANT** pin of the modules internally.
- NINA-B406 modules use an internal PCB trace antenna integrated into the module PCB. This lowprofile antenna solution is useful in space constrained designs. In this case, the radio signal is routed to the internal antenna and the **ANT** pin of the modules is internally disconnected. This solution uses antenna technology licensed from Abracon.

See the NINA-B4 system integration manual [3] for Antenna reference designs and integration instructions.

#### 2.2.2 Near Field Communication (NFC)

NINA-B40 series modules include a Near Field Communication interface that can operate as a 13.56 MHz NFC tag that operates at a bit rate of 106 kbps.

As an NFC tag, data can be read from or written to the NINA-B40 modules using an NFC reader. NINA-B40 modules are not capable of reading other tags or initiating NFC communications.



The NFC interface can be used to wake the module from sleep mode, which means that the module can be kept in the deepest power save mode and still wake up properly to react to an NFC field.

Two pins are available for connecting to an external NFC antenna: **NFC1** and **NFC2**.

### 2.2.3 Direction Finding (AoA/AoD)

NINA-B40 modules support the Bluetooth 5.1 location service called Bluetooth Direction Finding, enabling two solution architectures Angle of Arrival (AoA) and Angle of Departure (AoD). This service is used for indoor positioning, wayfinding, and tracking assets.

This phase-based location service requires antenna arrays, estimation algorithms and processing power to make it possible to triangulate and detect the direction of a Bluetooth signal with sub-meter accuracy. This location service is available for 1 Mbps and 2 Mbps Bluetooth LE modes.

The AoA receiver and AoD transmitter use antenna arrays that individual antennas are switched on one by one. This switching sequence allows the direction of a peer device to be calculated. The derived IQ samples are used to determine the relative path lengths between the antenna pairs and subsequent location of the transmitter.

### 2.3 System functions

#### 2.3.1 Power modes

NINA-B40 series modules use power-efficient LDO and DC/DC regulators and can operate in different power modes and configurations. Consequently, specific parts of the module can be powered off when they are not needed, and complex wake-up events can be generated from different external and internal inputs.

#### 2.3.1.1 System OFF mode

*System OFF* mode is the deepest power saving mode. It is in this mode that NINA-B40 modules sleep, so that all functionality is stopped to ensure minimum power consumption.

An external event is required to wake up a NINA-B40 module from sleep in the *System OFF* mode. Although the module always reboots after waking up from the *System OFF* mode, some non-volatile registers in RAM can be configured so that they remain intact during and after going to the *System OFF* mode.

You can switch on or reboot NINA-B40 modules in any of the following ways:

- Module reset. See also Module reset.
- Programmable digital or analog sensor event. In response to a rising voltage level flag from an analog comparator pin, or similar.
- NFC field detection
- 5 V supply to the **VBUS** pin (USB interface plug in)

#### 2.3.1.2 System ON mode

When powered on or reset, NINA-B40 modules return to the default configuration set by the application software flashed in the modules. In *System ON* mode all functional blocks and system peripherals are available in either *RUN* mode or in *IDLE* mode. The software configuration and the application under execution determine the mode of operation.

*System ON* mode has two optional sub-power modes, Constant Latency and Low-Power. Designers can choose which sub-power mode is most appropriate for their applications, but only one can be enabled at any given time. These modes are active when the CPU or other peripherals are idling.



#### 2.3.1.2.1 Constant latency

You can configure the CPU and other programmable peripherals to use minimal resources. The module can be turned on from sleep (*System OFF* mode) with constant and predictable CPU wakeup latency, but not without introducing some degradation in the power efficiency.

#### 2.3.1.2.2 Low-power mode

The module draws least power in the (default) *Low Power* mode of NINA-B40 modules. The automatic power management system in the Nordic chip limits the minimum power consumption. The module is turned on from sleep with varying CPU wakeup latency and peripherals tasks.

#### 2.3.2 Module reset

A reset on NINA-B40 module can be triggered with following different ways:

- Pin reset: A low level on the **RESET\_N** input pin. If used, the software should configure a pull-up on this pin. The low-level state causes an "external" or "hardware" reset of the module.
- Power-on reset: when **VCC** rises above the power-on threshold.
- Wake from System OFF: when module wakes from *System OFF* mode.
- Soft reset, using the reset control register.
- Watchdog timer (WDT) reset: when module watchdog timer times out.
- Brownout reset: when VCC drops below brownout threshold voltage

#### 2.3.3 CPU and memory

The Nordic Semiconductor nRF52833 chip in the NINA-B40 series modules includes a powerful Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor. The processor works with a superset of 16 and 32-bit instructions (Thumb-2) at 64 MHz clock speed. It can use up to 37 interrupt vectors and 3 priority bits.

The nRF52833 chip has 512 kB of flash and 128 KB of RAM for code and data storage.

#### 2.3.4 Direct Memory Access

Direct Memory Access (DMA) is used to move data between the RAM and any interface capable of transmitting, receiving, or generating data – without involving the CPU. This ensures fluent operation of the CPU with minimal need for interruption. To reduce the overall power consumption, DMA should be used as often as possible.

#### 2.3.5 Programmable Peripheral Interconnect

The Nordic Semiconductor nRF52833 chip in the NINA-B40 series modules includes a programmable peripheral interconnect (PPI) switch matrix that connects various control signals between different interfaces and system functions. The switch allows most interfaces to bypass the CPU when triggering a system function. In this way, an incoming data packet can trigger a counter on the falling voltage level on an ADC or toggle a GPIO – without having to send an interrupt to the CPU. This functionality facilitates the development of smart, power-efficient applications that wake up the CPU only when it is necessary.

#### 2.3.6 Real Time Counter (RTC)

A key system feature of the NINA-B40 series modules is the Real Time Counter (RTC). This counter can generate and send multiple interrupts and events to the internal and external hardware blocks, CPU and radio. The events can be precisely timed with a range from microseconds up to hours and leveraged for periodic Bluetooth LE advertising and other applications – without involving the CPU. The RTC can be operated in the *Active* and *Standby* modes.



### 2.4 Low frequency clock

NINA-B40 series modules use two clocks: one high frequency clock and one low frequency clock. The high frequency clock is provided on-module by a high-accuracy 32 MHz crystal. The low frequency clock can either be provided internally by the RC oscillator, synthesized from the fast clock, or externally by a 32.768 kHz crystal. To reach minimum current consumption in some power save modes an external high precision 32.768 kHz crystal must be used. For further information see the NINA-B4 System integration manual [3].

For information about the external 32.768 kHz crystal operating parameters and performance of the clock, see also LFXO crystal specifications.

The LFXO debounce time is 0.25 s within the Normal operating temperature range (-40 to 85 °C). When using an external crystal with NINA-B40 series at operating temperatures above 85 °C, the LFXO debounce time must be set to 0.50 s *in* the LFXODEBOUNCE register. Increasing the LFXO debounce time lengthens the LFXO start-up time. For further information about setting the *LFXO debounce time in* the LFXODEBOUNCE register, see the Nordic nRF52833 specification [9].

### 2.5 Serial interfaces

NINA-B40 modules provide the following serial communication interfaces:

- 2x UART interfaces: 4-wire universal asynchronous receiver/transmitter
- 4x SPI interfaces: Up to four serial peripheral interfaces can be used simultaneously
- 2x I2C interfaces: Inter-Integrated Circuit (I2C) interface for communication with digital sensors
- 1x I2S interface: Used to communicate with external audio devices
- 1x USB 2.0 device interface: The USB device interface connects to the upstream host.
- Most digital interface pins on the modules are shared between the digital, analog interfaces and GPIOs. Unless otherwise stated, all functions can be assigned to any pin that is not already occupied.
- Two of the SPI interfaces share common hardware with the I2C interfaces. These interfaces can't be used simultaneously. If both I2C interfaces are in use only one SPI interface is available.

### 2.5.1 Universal Asynchronous Receiver/Transmitter (UART)

The 4-wire UART interface supports hardware flow control and baud rates up to 1 Mbps. Other characteristics of the UART interface are listed below:

- Pin configuration:
  - **TXD**, *Transmit Data* output pin
  - **RXD**, *Receive Data* input pin
  - **RTS**, *Request To Send*, flow control output pin (optional)
  - **CTS**, *Clear To Send*, flow control input pin (optional)
- Hardware flow control or no flow control is supported.
- Power saving indication available on the hardware flow control output (**RTS** pin): The line is driven to the OFF state when the module is not ready to accept data signals.
- Programmable baud rate generator allows most industry standard rates up to 1 Mbps.
- Frame format configuration:
  - o 8 data bits
  - o Even or no-parity bit
  - o 1 stop bit
- Default frame configuration is 8N1 means eight (8) data bits, no (N) parity bit, and one (1) stop bit.
- Frames are transmitted in such a way that the least significant bit (LSB) is transmitted first.



### 2.5.2 Serial peripheral interface (SPI)

NINA-B40 supports up to four Serial Peripheral Interfaces with serial clock frequencies up to 8 MHz. One high speed interface, SPIM3, allows clock frequencies of up to 32 MHz Characteristics of the SPI interfaces are listed below:

- Pin configuration in *Main* node:
  - SCLK, Serial clock output
  - o MOSI, Main Output Sub Input data line
  - MISO, Main Input Sub Output data line
  - **CS**, *Chip Select* output, active low, selects which *Sub* node on the bus to communicate with. Only one *Select* line is enabled by default, but more can be added by customizing a GPIO pin.
  - **DCX**, *Data/Command* signal, this signal is optional but is sometimes used by SPI *Sub* nodes to distinguish between SPI commands and data
- Pin configuration in *Sub* node:
  - SCLK, Serial Clock input
  - o MOSI, Main Output Sub Input data line
  - **MISO**, *Main Input Sub Output* data line
  - **CS**, *Chip Select* input, active low, connects/disconnects the *Sub* node interface from the bus.
- Both *Main* and *Sub* nodes are supported on all interfaces.
- The serial clock supports both normal and inverted clock polarity (CPOL) and data should be captured on rising or falling clock edge (CPHA).

### 2.5.3 Inter-Integrated Circuit interface (I2C)

The Inter-Integrated Circuit (I2C) interface can be used to transfer and/or receive data on a 2-wire bus network. NINA-B40 modules can operate as both *Controller* and *Target* devices on the I2C buses using standard (100 kbps), fast (400 kbps), and 250 kbps transmission speeds. The interface supports clock stretching, which allows NINA-B40 to temporarily pause any I2C communications. Up to 127 individually addressable I2C devices can be connected to the same two signals.

- Pin configuration:
  - SCL, Serial Clock Line output in Controller node, and input in Target node
  - o **SDA**, *Serial DAta* input/output pin

This interface requires external pull-up resistors to work properly in the *Main* nodes. For suggested resistor values, see also I2C pull-up resistor values. The pull-up resistors are also required in the *Sub* nodes and these resistors should be placed at the end of the *Main* node of the interface.

### 2.5.4 Inter-IC Sound interface (I2S)

The Inter-IC Sound (I2S) interface can be used to transfer audio sample streams between NINA-B40 and external audio devices such as codecs, DACs, and ADCs. It supports original I2S and left or right-aligned interface formats in both *Controller* and *Target* nodes.

- Pin configuration:
  - o MCK, Main Clock
  - LRCK, Left Right/word/sample Clock
  - o SCK, Serial Clock
  - o SDIN, Serial Data In
  - **SDOUT**, Serial Data Out



The *Controller* side of an I2S interface always provides the **LRCK** and **SCK** clock signals, but some *Controller* devices can't generate a **MCK** clock signal. NINA-B40 can supply a **MCK** clock signal in both *Controller* and *Target* nodes for external systems that can't generate their own clock signals. The two data signals, **SDIN** and **SDOUT**, allow for simultaneous bi-directional audio streaming. The interface supports 8, 16, and 24-bit sample widths with up to 48 kHz sample rate.

#### 2.5.5 USB 2.0 interface

NINA-B40 series modules include a full speed Universal Serial Bus (USB) device interface which is compliant to version 2.0 of the USB specification. Characteristics of the USB interface include:

- Full speed device, up to 12 Mbit/s transfer speed
- MAC and PHY implemented in the hardware
- Pin configuration:
  - **VBUS**, 5 V supply input, required to use the interface
  - USB\_DP, USB\_DM, differential data pair
- Automatic or software-controlled pull up of the USB\_DP pin

The USB interface has a dedicated power supply that requires a 5 V supply voltage to be applied on the **VBUS** pin. This allows the USB interface to be used even though the rest of the module might be battery powered or supplied using a 1.8 V supply.

### 2.6 Digital interfaces

#### 2.6.1 Pulse Width Modulation (PWM)

NINA-B40 modules provide up to 16 independent PWM channels that can be used to generate complex waveforms. The waveforms can be used to control motors, dim LEDs, or as audio signals if connected to the speakers. Duty-cycle sequences may be stored in the RAM to be chained and looped into complex sequences without CPU intervention. Each channel uses a single GPIO pin as output.

#### 2.6.2 Pulse Density Modulation (PDM)

The pulse density modulation interface is used to read signals from external audio frontends like digital microphones. It supports single or dual-channel (left and right) data input over a single GPIO pin. It supports up to 16 kHz sample rate and 16-bit samples. The interface uses the DMA to automatically move the sample data into RAM without CPU intervention. The interface uses two signals - **CLK** to output the sample clock and **DIN** to read the sample data.

#### 2.6.3 Quadrature Decoder (QDEC)

The quadrature decoder is used to read quadrature encoded data from mechanical and optical sensors in the form of digital waveforms. Quadrature encoded data is often used to indicate rotation of a mechanical shaft in either a positive or negative direction. The QDEC uses two inputs: **PHASE\_A** and **PHASE\_B**, and an optional **LED** output signal. The interface has a selectable sample period ranging from 128  $\mu$ s to 131 ms.

### 2.7 Analog interfaces

10 out of the 40 digital GPIOs can be multiplexed to analog functions. The following analog functions are available:

- 1x 8-channel ADC
- 1x Analog comparator\*
- 1x Low-power analog comparator\*

\*Only one comparator can be used at any given point in time.



### 2.7.1 Analog to Digital Converter (ADC)

The Analog to Digital Converter (ADC) is used to sample analog voltage on the analog function enabled pins of the NINA-B40. Any of the 8 analog inputs can be used. Characteristics of the ADC include:

- Full swing input range of 0 V to VCC
- 8/10/12-bit resolution
- 14-bit resolution while using oversampling
- Up to 200 kHz sample rate
- Single shot or continuous sampling
- Two operation modes*:* 
  - Single-ended mode: A single input pin is used
  - *Differential mode*: Two inputs are used and the voltage level difference between them is sampled

If the sampled signal level is much lower than the **VCC**, it is possible to lower the input range of the ADC to better encompass the wanted signal and achieve higher resolution. Continuous sampling can be configured to sample at a configurable time interval, or at different internal or external events, without CPU involvement.

#### 2.7.2 Comparator

The analog comparator compares the analog voltage on one of the analog enabled pins in NINA-B40 with a highly configurable internal or external reference voltage. Events can be generated and distributed to the rest of the system when the voltage levels cross. Further characteristics of the comparator include:

- Full swing input range of 0 V to VCC
- Two operation modes:
  - *Single-ended* mode: A single reference level or an upper and lower hysteresis selectable from a 64-level reference ladder with a range from 0 V to VREF, as described in Table 4
  - Differential mode: Two analog pin voltage levels are compared, optionally with a 50 mV hysteresis
- Three selectable performance modes, *High Speed*, *Balanced*, or *Power Save*

For a comparison of the various analog comparator options, see also Analog comparator.

#### 2.7.3 Low power comparator

In addition to the *Power Save* mode available for the comparator, there is a separate low-power comparator available on the NINA-B40 modules. This allows for even lower power operation with slightly lower performance and less configuration options. Characteristics of the low power comparator include:

- Full swing input range of 0 to VCC
- Two operation modes:
  - Single-ended mode: The reference voltage LP\_VIN is selected from a 15-level reference ladder
  - o *Differential* mode:
- GPIO\_16 or GPIO\_18 is used as reference voltage
- LP\_VIN can be used to wake the system from sleep (System OFF mode)

Table 4 shows the analog pin options. For the electrical specifications for the various analogcomparator options, see also Analog comparator.

Since the run current of the low power comparator is very low, it can be used as an analog trigger to wake up the CPU when the module sleeps in the *System OFF* mode. See also Power modes.



### 2.7.4 Analog pin options

Table 4 shows the supported connections of the analog functions.

7	An analog pin may not be simultaneous	ly connected to multiple functions
<u> </u>	An analog pin may not be simultaneous	by connected to multiple functions.

Symbol	Analog function	Can be connected to
ADCP	ADC single-ended or differential positive input	Any analog pin or VCC
ADCN	ADC differential negative input	Any analog pin or VCC
VIN+	Comparator input	Any analog pin
VREF	Comparator single-ended mode reference ladder input	Any analog pin, VCC, 1.2 V, 1.8V or 2.4V
VIN-	Comparator differential mode negative input	Any analog pin
LP_VIN+	Low-power comparator IN+	Any analog pin
LP_VIN-	Low-power comparator IN-	GPIO_16 or GPIO_18, 1/16 to 15/16 VCC in steps of 1/16 VCC

Table 4: Possible uses of the analog pins

### 2.8 GPIO

NINA-B40 series modules have a versatile pinout. With no dedicated analog or digital interfaces, all module interfaces and functions must be allocated to a specific GPIO pin. This is configured in the software.

NINA-B40 modules have 40 GPIO pins. 10 of these are analog-enabled pins can be assigned to an analog function.

In addition to the serial interfaces, Table 5 describes the digital and analog functions that can be assigned to a GPIO pin. Two of the GPIOs are optional NFC and two GPIOs are optional for an external LFCLK crystal, namely XL1 and XL2.

Function	Description	Default NINA pin	Configurable GPIOs
General purpose input	Digital input with configurable pull-up, pull-down, edge detection and interrupt generation		Any
General purpose output	Digital output with configurable drive strength, push-pull, open-collector, or open-emitter output		Any
Pin disabled	Pin is disconnected from the input and output buffers	All*	Any
Timer/Counter	High precision time measurement between two pulses/ Pulse counting with interrupt/event generation		Any
Interrupt/Event trigger	Interrupt/event trigger to the software application/ Wake up event		Any
HIGH/LOW/Toggle on event	Programmable digital level triggered by internal or external events without CPU involvement		Any
ADC input	8/10/12/14-bit analog to digital converter		Any analog
Analog comparator input	Compare two voltages, capable of generating wake-up events and interrupts		Any analog
PWM output	Output simple or complex pulse width modulation waveforms		Any

Table 5: GPIO custom functions configuration



### 2.8.1 Drive strength

All GPIO pins are normally configured for low current consumption. Using this standard low-drive strength, any pin configured as an output can only source or sink a certain amount of current. If the timing requirements of any digital interface can't be met, or if an LED requires more current than the available amount of current in this mode, a high drive strength mode can be configured in the software so the digital output can draw more current. See also Digital pins.

Ĵ

Some GPIOs can introduce noise in the system when they are configured for high drive strength or connected to a signal with a switching speed higher than 10 kHz. See also NINA-B40 series pin assignment.

### 2.9 Debug interfaces

### 2.9.1 SWD

NINA-B40 series modules provide a Serial Wire Debug (SWD) interface for flashing and debugging. The SWD interface consists of two pins, **SWDCLK** and **SWDIO**.

#### 2.9.2 Trace – Serial Wire Output

A serial trace option is available on the NINA-B40 series modules as an additional pin, **SWO**. The Serial Wire Output (SWO) is used to:

- Support printf style debugging
- Trace OS and application events
- Emit diagnostic system information

A debugger that supports Serial Wire Viewer (SWV) is required.

#### 2.9.3 Parallel trace

NINA-B40 also supports parallel trace output. This allows output from the Embedded Trace Macrocell (ETM) and Instrumentation Trace Macrocell (ITM) resources in the Arm® Cortex®-M4 core of the nRF52833 chip that is integrated in NINA-B40. ETM trace data allows a user to record exactly how the application goes through the CPU instructions in real time. The parallel trace interface uses one clock signal and four data signals: **TRACE\_CLK**, **TRACE\_D0**, **TRACE\_D1**, **TRACE\_D2** and **TRACE\_D3**.




## 3 Pin definition

### 3.1 NINA-B40 series pin assignment

Figure 3 shows an example of the module pinout in an unconfigured state, where:

- The gray pins shown in the center of module are GND pins.
- The antenna area of the NINA- B400 and NINA-B406 is represented as a dotted line at the bottom of the module shown in Figure 3. The four grey pins in the antenna area are GND pins.
- NINA-B401 has the same pinout as NINA-B400 and NINA-B406, but not in the antenna area. Consequently, NINA-B401 is smaller in size compared to NINA-B400 and NINA-B406.
- Most of the digital or analog functions shown here and described in this data sheet can be freely assigned to any GPIO pin. Analog functions are limited to analog capable pins.
- Signals that are highlighted in red are not freely assignable but are locked to a specific pin.
- Some GPIO pins are connected to the pins located close to the radio part of the RF chip. Digital noise on these pins can reduce the radio sensitivity.



A = Analog function capable pin

Figure 3: NINA-B40 series pin assignment (top view)

Do not apply an NFC field to the NFC pins when they are configured as GPIOs. Applying the field in these circumstances can cause permanent damage to the module. When driving different logic levels on these pins in GPIO mode, a small amount of current leakage is expected. Ensure that NFC pins are set to the same logic level before entering any of the power saving modes. See also Digital pins.



#### The pinout for NINA-B40 series modules is shown in Table 6.

No.	Name	I/O	Description	nRF52 pin	Remarks
1	GPIO_1	I/O	General purpose I/O	P0.13	
2	XL1/GPIO_2	I/O	General purpose I/O Analog function enabled GPIO Connection for 32.768 kHz crystal	P0.00	May be used as a GPIO. If not used ground XL1 and XL2. If an external clock source is used instead of a crystal:
3	XL2/GPIO_3	I/O	General purpose I/O Analog function enabled GPIO Connection for 32.76 kHz crystal	P0.01	Apply external low swing signal to XL1, ground XL2. Apply external full swing signal to XL1 and leave XL2 grounded or unconnected. See also the RC oscillator configuration, application note [8].
4	GPIO_4	I/O	General purpose I/O	P0.16	
5	GPIO_5	I/O	General purpose I/O	P0.17	
6	GND	-	Ground		
7	GPIO_7	I/O	General purpose I/O	P1.01	<sup>1</sup> Standard drive, low frequency GPIO only
8	SWO/TRACE_D0/ GPIO_8	I/O	General purpose I/O	P1.00	May be used for parallel/serial trace debug
9	VCC_IO	I	Module I/O level voltage input		Must be connected to VCC
10	VCC	I	Module supply voltage input		1.7-3.6 V range
11	SWDCLK	I	Serial Wire Debug port clock signal	SWDCLK	
12	GND	-	Ground		
13	ANT	I/O	Tx/Rx antenna interface		50 Ω nominal characteristic impedance for NINA-B401. NC for NINA-B400 and NINA-B406, already connected to internal GND
14	GND	-	Ground		
15	SWDIO	I/O	Serial Wire Debug port data signal	SWDIO	
16	GPIO_16	I/O	Analog function enabled GPIO	P0.03	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable
17	GPIO_17	I/O	Analog function enabled GPIO	P0.28	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable
18	GPIO_18	I/O	Analog function enabled GPIO	P0.02	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable
19	RESET_N	I/O	System reset input	P0.18	Active low
20	GPIO_20	I/O	Analog function enabled GPIO	P0.31	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable, radio sensitive pin
21	GPIO_21	I/O	General purpose I/O	P0.23	<sup>1</sup> Standard drive, low frequency GPIO only
22	GPIO_22	I/O	General purpose I/O	P1.05	<sup>1</sup> Standard drive, low frequency GPIO only
23	GPIO_23	I/O	Analog function enabled GPIO	P0.29	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable
24	GPIO_24	I/O	Analog function enabled GPIO	P0.30	<sup>1</sup> Standard drive, low frequency GPIO only Pin is analog capable
25	GPIO_25	I/O	Analog function enabled GPIO	P0.04	Pin is analog capable
26	GND	-	Ground		
27	GPIO_27	I/O	Analog function enabled GPIO	P0.05	Pin is analog capable
28	NFC1/GPIO_28	I/O	NFC pin 1 (default)	P0.09	May be used as a GPIO <sup>1</sup> Standard drive, low frequency GPIO only
	NFC2/GPIO_29	I/O	NFC pin 2 (default)	P0.10	May be used as a GPIO



No.	Name	I/O	Description	nRF52 pin	Remarks
					<sup>1</sup> Standard drive, low frequency GPIO only
30	GND	-	Ground		
31	VBUS	I	USB interface 5 V input	VBUS	Must be connected to 5 V for the USB interface to work
32	TRACE_D2/GPIO_32	I/O	General purpose I/O	P0.11	May be used for parallel trace debug
33	TRACE_D3/GPIO_33	I/O	General purpose I/O	P1.09	May be used for parallel trace debug
34	GPIO_34	I/O	General purpose I/O	P0.14	
35	GPIO_35	I/O	General purpose I/O	P1.04	<sup>1</sup> Standard drive, low frequency GPIO only
36	GPIO_36	I/O	General purpose I/O	P1.02	<sup>1</sup> Standard drive, low frequency GPIO only
37	GPIO_37	I/O	General purpose I/O	P1.06	<sup>1</sup> Standard drive, low frequency GPIO only
38	GPIO_38	I/O	General purpose I/O	P0.25	<sup>1</sup> Standard drive, low frequency GPIO only
39	GPIO_39	I/O	General purpose I/O	P1.07	<sup>1</sup> Standard drive, low frequency GPIO only
40	GPIO_40	I/O	General purpose I/O	P0.19	<sup>1</sup> Standard drive, low frequency GPIO only
41	GPIO_41	I/O	General purpose I/O	P1.03	<sup>1</sup> Standard drive, low frequency GPIO only
42	GPIO_42	I/O	General purpose I/O	P0.26	
43	GPIO_43	I/O	General purpose I/O	P0.15	
44	GPIO_44	I/O	General purpose I/O	P0.27	
45	TRACE_CLK/GPIO_45	I/O	General purpose I/O	P0.07	May be used for parallel or serial trace debug
46	TRACE_D1/GPIO_46	I/O	General purpose I/O	P0.12	May be used for parallel trace debug
47	GPIO_47	I/O	General purpose I/O	P0.06	
48	GPIO_48	I/O	General purpose I/O	P0.21	
49	GPIO_49	I/O	General purpose I/O	P0.22	
50	GPIO_50	I/O	General purpose I/O	P0.20	
51	GPIO_51	I/O	General purpose I/O	P1.08	
52	GPIO_52	I/O	General purpose I/O	P0.08	
53	GND	-	Ground		
54	USB_DP	I/O	USB differential data signal	USB_DP	
55	USB_DM	I/O	USB differential data signal	USB_DM	
	EGP	-	Exposed Ground Pins		The exposed pins in the center of the module should be connected to GND
	EAGP	-	Exposed Antenna Ground Pins		The exposed pins underneath the antenna area should be connected to GND

#### Table 6: NINA-B40 series pinout

<sup>1</sup> It is advisable to keep frequencies below 10 kHz and only use standard drive strength on these digital pins.



## 4 Electrical specifications

Stressing the device above one or more of the Absolute maximum ratings can cause permanent damage. These are stress ratings only. Operating the module at these or at any conditions other than those specified Operating conditions should be avoided. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Il given application information is only advisory and does not form part of the specification.

### 4.1 Absolute maximum ratings

Symbol	Description	Condition	Min	Max	Unit
VCC	Module supply voltage	Input DC voltage at VCC pin	-0.3	3.9	V
V_DIO	Digital pin voltage	Input DC voltage at any digital I/O pin, VCC $\leq$ 3.6 V	-0.3	VCC + 0.3	V
		Input DC voltage at any digital I/O pin, VCC > 3.6 V	-0.3	3.9	V
P_ANT	Maximum power at receiver	Input RF power at antenna pin		+10	dBm

Table 7: Absolute maximum ratings

⚠

NINA-B40 modules are not protected against overvoltage or reversed voltages. Voltage spikes exceeding the power supply voltage parameters shown in Table 7 must be kept within the specified limits using appropriate protection devices.

### 4.1.1 Maximum ESD ratings

Parameter	Min	Typical	Max	Unit	Remarks
ESD sensitivity for all pins except <b>ANT</b> pin			2	kV	Human body model class 2 according to JEDEC JS001
			500	V	Charged device model according to JESD22- C101
ESD indirect contact discharge			±8*	kV	According to EN 301 489-1

\*Tested on NINA-B40 evaluation board.

Table 8: Maximum ESD ratings

NINA-B40 series modules are Electrostatic Sensitive Devices and require special precautions to be taken during handling. See also ESD precautions.

### 4.2 Operating conditions

- Unless otherwise specified, all given operating condition specifications are taken for an ambient temperature of 25 °C with a supply voltage of 3.3 V.
- Table 9 describes the endurance and retention characteristics for the flash memory at normal and extended temperatures.

Flash memory	Comment	Min.	Unit
Endurance		10 000	Write/erase cycles
Retention at 85 °C		10	Years
Retention at 105 °C	Limited to 1000 write/erase cycles	3	Years
Retention at 105 °C 85 °C, execution split	Limited to 1000 write/erase cycles. 75% execution time at 85 °C or less	6.7	Years

Table 9: Flash memory endurance and retention



### 4.2.1 Operating temperature range

Storage temperature-40+105°COperating temperature-40+85°CExtended operating temperature-40+105°C	Parameter	Min	Max	Unit
	Storage temperature	-40	+105	°C
Extended operating temperature -40 +105 °C	Operating temperature	-40	+85	°C
	Extended operating temperature	-40	+105	°C

Table 10: Temperature range

#### 4.2.2 Supply/Power pins

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Input supply voltage	1.7	3.3	3.6	V
t_RVCC	Supply voltage rise time			60	ms
VCC_IO	I/O reference voltage		VCC		V

Table 11: Input characteristics of voltage supply pins

#### 4.2.3 Current consumption

Table 12 shows the typical current consumption of NINA-B40 modules at 3 V supply – regardless of the software that is used.

Condition	Тур	
System OFF, no RAM retention.	600 nA	
System OFF, full 128 kB RAM retention.	1.3 μΑ	
System ON, full 128 kB RAM retention. System running on 32.768 kHz clock from internal oscillator.	2.6 μΑ	
CPU running CoreMark benchmarking tests @ 64 MHz from flash, DC/DC	3.3 mA	
Radio RX only @ 1 Mbps Bluetooth LE mode	6.0 mA	
Radio TX only, 0 dBm output power	6.0 mA	
Radio TX only, +8 dBm output power	15.5 mA	

Table 12: Module VCC current consumption

▲ Make sure that the configured output power of your application product does not exceed the maximum allowed limits for your intended target market(s). For further information about your local limits, see also Regulatory information application note [7].

#### 4.2.4 RF performance

Parameter	Test condition	Min	Тур	Max	Unit
Receiver input	Conducted at 25 °C, 1 Mbit/s Bluetooth LE mode		-95		dBm
sensitivity	Conducted at 25 °C, 2 Mbit/s Bluetooth LE mode	-92		dBm	
	Conducted at 25 °C, 500 kbit/s Bluetooth LE mode	•	-98		dBm
	Conducted at 25 °C, 125 kbit/s Bluetooth LE mode	•	-102		dBm
Maximum output power	Conducted at 25 °C		+8		dBm
NINA-B406 Mounted on an EVB-NINA-B4 antenna gain			+3		dBi

Table 13: RF performance



Symbol	Parameter	Тур.	Max.	Unit
F <sub>NOM_LFXO</sub>	Crystal frequency	32.768	-	kHz
F <sub>TOL_LFXO_BLE</sub>	Frequency tolerance, Bluetooth low energy applications <sup>1</sup>	-	±500	ppm
f <sub>tol_lfxo_ant</sub>	Frequency Tolerance, ANT applications <sup>2</sup>	-	±50	ppm
C <sub>L_LFXO</sub>	Load Capacitance	-	12.5	pF
C <sub>0_LFXO</sub>	Co_LFXO Shunt Capacitance		2	pF
R <sub>S_LFXO</sub>	Equivalent series resistance	-	100	kΩ
C <sub>pin</sub>	Input Capacitance on XL1 & XL2 pads	5	-	pF

#### 4.2.5 External 32.768 kHz crystal specifications (LFXO)

Table 14: 32.768 kHz crystal (LFXO)

#### 4.2.6 Antenna radiation patterns

Figure 4 provides an overview of the measurement procedure and describes how the NINA-B406 module is aligned to the XYZ-coordinate system.

A measurement is taken at every dotted position above the module image (shown left). Each measurement is represented as a grid point in the radiation pattern (shown right).





Figure 4: Measurement procedure for determining radiation patterns

<sup>&</sup>lt;sup>1</sup> f<sub>TOL\_LFXO\_BLE</sub> and f<sub>TOL\_LFXO\_ANT</sub> are the maximum allowed for Bluetooth low energy and ANT applications. Actual tolerance depends on the crystal used. <sup>2</sup> The ANT protocol requires the use of an external crystal.



The radiation patterns displayed in Table 15 shows the antenna gain of the NINA-B406 variant with internal antenna.








Table 15: NINA-B4x6 antenna radiation patterns

#### 4.2.7 RESET\_N pin

Pin name	Parameter	Min	Тур	Max	Unit	Remarks
RESET_N	Low-level input	0		0.3*VCC	V	
	Internal pull-up resistance		13		kΩ	
	RESET duration			55	ms	Time taken to release a pin reset.

#### Table 16: RESET\_N pin characteristics

### 4.2.8 Digital pins

Pin name	Parameter	Min	Тур	Max	Unit	Remarks
Any digital pin	Input characteristic: Low-level input	0		0.3*VCC	V	
	Input characteristic: high-level input	0.7*VCC		VCC	V	
	Output characteristic:	0		0.4	V	Standard drive strength
	Low-level output	0		0.4	V	High drive strength
	Output characteristic: High-level output	VCC-0.4		VCC	V	Standard drive strength
		VCC-0.4		VCC	V	High drive strength
	Sink/Source current	1	2	4	mA	Standard drive strength
		3			mA	High drive strength, VCC < 2.7 V
		6	10	15	mA	High drive strength, sink, VCC ≥ 2.7 V
		6	9	14	mA	High drive strength, source, VCC ≥ 2.7 V



Pin name	Parameter	Min	Тур	Max	Unit	Remarks
	Rise/Fall time		9–25		ns	Standard drive strength, depending on load capacitance
			4 - 8		ns	High drive strength, depending on load capacitance
	Input pull-up resistance	11	13	16	kΩ	Can be added to any GPIO pin configured as input
	Input pull-down resistance	11	13	16	kΩ	Can be added to any GPIO pin configured as input
GPIO_28, GPIO_29	Leakage current		1	10	μΑ	When not configured for NFC and driven to different logic levels
			1	15	μA	When not configured for NFC and driven to different logic levels, Operating temperature > 85 °C

Table 17: Digital pin characteristics

### 4.2.9 I2C pull-up resistor values

Symbol	Parameter	Bus capacitance	Min	Тур	Max	Unit
R_PUstandard	External pull-up resistance required on	50 pF	1	-	23	kΩ
	I2C interface in standard mode	200 pF	1	-	6	kΩ
	(100 kbps)	400 pF	1	-	5	kΩ
R_PUfast	External pull-up resistance required on	50 pF	1	-	7	kΩ
	I2C interface in fast mode (400 kbps)	200 pF	1	-	1.75	kΩ
		400 pF	1	-	1	kΩ

Table 18: Suggested pull-up resistor values

### 4.2.10 Analog comparator

Symbol	Parameter	Min	Тур	Max	Unit
t_powersave	Time to generate interrupt/event when the comparator is in power save mode		0.6		μs
t_balanced	Time to generate interrupt/event when the comparator is in balanced mode		0.2		μs
t_speed	Time to generate interrupt/event when the comparator is in high-speed mode		0.1		μs


Table 19: Electrical specification of the two analog comparators



## 5 Mechanical specifications

### 5.1 NINA-B400 mechanical specification

Figure 5 shows the mechanical outline of NINA-B400 modules. NINA-B400 modules have the same footprint as the NINA-B406 outline, shown in Figure 7 and Figure 8.



#### Figure 5: NINA-B400 mechanical outline

#### Table 20 describes the mechanical outline of NINA-B400 modules.


Parameter	Description	Typical [mm]	[mil]	Tolerance [mm]	[mil]
A	Module PCB length	15.0	456.7	+0.20/-0.10	+7.9/-3.9
В	Module PCB width	10.0	393.7	+0.20/-0.20	+7.9/-7.9
С	Module thickness	2.23	87.8	+0.40/-0.20	+15.8/-7.9
C1	Module thickness at U.FL antenna connector	2.13	83.9	+0.40/-0.20	+15.8/-7.9
CCC	Seating plane coplanarity	0.10	3.9	+0.02/-0.10	+0.8/-3.9
ZA3	Horizontal pin of U.FL antenna connector center to left lower corner	1.40	55.1	±0.20	±7.9
ZA4	Vertical pin of U.FL antenna connector center to left lower corner	5.00	196.8	±0.20	±7.9
	Module weight [g]	<1.0			

Table 20: NINA-B400 mechanical outline data



### 5.2 NINA-B401 mechanical specification

Figure 6 shows the mechanical outline of NINA-B401 modules. NINA-B401 modules have the same pad dimensions, as shown in Figure 8.



#### Figure 6: NINA-B401 mechanical outline

Table 21 describes the mechanical outline of NINA-B401 modules.


Parameter	Description	Typical [mm]	[mil]	Tolerance [mm]	[mil]
А	Module PCB length	11.6	456.7	+0.20/-0.10	+7.9/-3.9
В	Module PCB width	10.0	393.7	+0.20/-0.20	+7.9/-7.9
С	Module thickness	2.23	87.8	+0.40/-0.20	+15.8/-7.9
ccc	Seating plane coplanarity	0.10	3.9	+0.02/-0.10	+0.8/-3.9
G	Depanelizing residual	0.10	3.9	+0.25/-0.1	+9.8/-3.9
	Module weight [g]	<1.0			

#### Table 21: NINA-B401 mechanical outline data




### 5.3 NINA-B406 mechanical specification


Figure 7 shows the mechanical outline of NINA-B4x6 modules.



#### Figure 7: NINA-B40x6 mechanical outline

Figure 8 shows the pad dimensions of NINA-B4x modules. The dimensions are compatible with those of NINA-B301/B311 module variants.








Figure 8: NINA-B40 pad dimensions



#### Table 22 describes the mechanical outline of NINA-B4x6 modules.

Parameter	Description	Typical [mm]	[mil]	Tolerance [mm]	[mil]
А	Module PCB length	15.0	456.7	+0.20/-0.10	+7.9/-3.9
В	Module PCB width	10.0	393.7	+0.20/-0.20	+7.9/-7.9
С	Module thickness	2.23	87.8	+0.40/-0.20	+15.8/-7.9
ссс	Seating plane coplanarity	0.10	3.9	+0.02/-0.10	+0.8/-3.9
D	Horizontal edge to pin 1 center	1.80	70.9	±0.10	±3.9
E	Vertical edge to pin 1 center	0.875	34.5	±0.10	±3.9
F	Vertical pin 1 center to lateral pin center	2.125	87.9	±0.05	±2.0
G	Depanelizing residual	0.10	3.9	+0.25/-0.1	+9.8/-3.9
Н	Lateral and antenna row pin to pin pitch	1.00	39.4	±0.05	±2.0
	Lateral, antenna row and outer pin width	0.70	27.6	±0.05	±2.0
J	Lateral and antenna row pin length	1.15	45.3	±0.05	±2.0
К	Horizontal pin 1 center to central pin center	6.225	245.1	±0.05	±2.0
L	Vertical pin 1 center to central pin center	2.40	94.5	±0.05	±2.0
М	Horizontal pin 1 center to inner row pin center	1.45	57.1	±0.05	±2.0
N	Vertical pin 1 center to inner row pin center	1.375	54.1	±0.05	±2.0
0	Central, inner and outer row pin width and length	0.70	27.6	±0.05	±2.0
Р	Central pin to central pin pitch	1.15	45.3	±0.05	±2.0
Q	Inner row pin to pin pitch	1.10	43.3	±0.05	±2.0
R	Horizontal pin 1 center to antenna row pin center	8.925	351.4	±0.05	±2.0
S	Outer row pin to pin pitch	1.00	39.4	±0.05	±2.0
Т	Vertical pin 1 center to outer row pin center	0.125	4.9	±0.05	±2.0
U	Horizontal pin 1 center to outer row pin center	1.15	45.3	±0.05	±2.0
Y	Horizontal pin 1 center to lateral pin center	0.075	3.0	±0.05	±2.0
ZA1	Horizontal pin 1 center to first set of antenna GND pins pin center	10.0	393.7	±0.05	±2.0
ZA2	Horizontal pin 1 center to second set of antenna GND pins pin center	12.55	494.1	±0.05	±2.0
ZB	Vertical pin 1 center to antenna GND pin center	0.225	8.9	±0.05	±2.0
ZL	Antenna GND pin width and length	0.70	27.6	±0.05	±2.0
	Module weight [g]	<1.0			

Table 22: NINA-B406 mechanical outline data



## 6 Qualification and approvals

### 6.1 Country approvals

The NINA-B40 module series is certified for use in the following countries/regions:

Country/region	NINA-B400	NINA-B401	NINA-B406
Europe	Approved	Approved	Approved
USA	Approved	Approved	Approved
Canada	Approved	Approved	Approved
Japan	Approved	Approved	Approved
Taiwan	Approved	Approved	Approved
South Korea	Approved	Approved	Approved
Brazil	Approved	Approved	Approved
Australia	Approved	Approved	Approved
New Zealand	Approved	Approved	Approved
South Africa	Approved	Approved	Approved

For detailed information about the regulatory requirements that must be met when using NINA-B40 modules in an end product, see the NINA-B4 series certification application note [7].

### 6.2 Bluetooth qualification



F

End products must be qualified and listed with the Bluetooth Special Interest Group (SIG).

Product declarations are submitted through the SIG Bluetooth Launch Studio website.

NINA-B40 module series are qualified as an end product in accordance with the Bluetooth 5.1 specification and are registered with the SIG Qualified Design IDs (QDID) shown in Table 23.

Product type	QDID	Listing date
End product	157158	2020-10-13

#### Table 23: NINA-B40 series Bluetooth qualified design ID

For more information about Bluetooth<sup>®</sup> declaration and qualification process for end-products incorporating u-blox Bluetooth Low Energy modules based on Nordic Semiconductor nRF5 chipsets with open CPU applications, see the application note [10].



## 7 Product handling

### 7.1 Packaging

NINA-B40 series modules are delivered as hermetically sealed, reeled tapes to enable efficient production, production lot setup, and tear-down. For more information about packaging, see also the Packaging information reference [1].

### 7.1.1 Reels

NINA-B40 modules are deliverable in quantities of 500 pieces on a reel. The reel types for NINA-B40 modules are described in Table 24. For more detailed information about the reel types, see also the Packaging information reference [1].

Model	Reel type
NINA-B400	A3
NINA-B401	B1
NINA-B406	A3

Table 24: Reel types for different NINA-B40 series models

### 7.1.2 Tapes

Figure 9 shows the position and orientation of NINA-B40 modules as they are delivered on tape.




Feed direction

Figure 9: Orientation of NINA-B400/B401/B406 modules on tape




#### Figure 10 shows the tape dimensions of NINA-B4x0 and NINA-B4x6 modules on tape.



#### Figure 10: NINA-B4x0 and NINA-B4x6 tape dimensions

#### Figure 11 shows the tape dimensions of NINA-B4x1 modules on tape.



NOTES: 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2 2. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE. 3. AO AND BO ARE MEASURED ON A PLANE AT A DISTANCE "R" ABOVE THE BOTTOM OF THE POCKET.

#### Figure 11: NINA-B4x1 tape dimension



### 7.2 Moisture sensitivity levels

NINA-B40 series modules are rated as MSL Level 4 devices in accordance with the IPC/JEDEC J-STD-020 standard. For detailed information, see the moisture sensitive warning label on the MBB (Moisture Barrier Bag).

After opening the dry pack, the modules must be mounted within 72 hours in factory conditions of maximum 30 °C/60%RH or must be stored at less than 10%RH. The modules require baking if the humidity indicator card shows more than 10% when read at 23±5 °C or if the conditions mentioned above are not met. For information about the bake procedure, see also the J-STD-033B standard.

For more information regarding MSL (Moisture Sensitivity Level), labeling, and storage, see also the Packaging information guide [1].

### 7.3 Reflow soldering

- NINA-B40 modules are approved for one-time reflow process only. Although two-time reflow soldering can be used during manufacturing, it is not recommended and customers do so at their own risk. For information about the testing results and recommendations concerning reflow processes, contact your local u-blox technical support team.
- Reflow soldering profiles must be selected in accordance with u-blox soldering recommendations described in the system integration manual [3]. Failure to observe these recommendations can result in severe damage to the product.

### 7.4 ESD precautions

NINA-B40 series modules are Electrostatic Sensitive Devices that demand the observance of special handling precautions against static damage. Failure to observe these precautions can result in severe damage to the product.

Proper ESD handling and packaging procedures must be applied throughout the processing, handling, and operation of any application that incorporates the NINA-B40 series module. ESD precautions should be implemented on the application board where the module is mounted.

For further information about the handling of NINA-B40 series modules, see also the NINA-B40 system integration manual [3].



## 8 Product labeling

The labels on NINA-B40 series modules include important product information.

Figure 16 shows the label applied to NINA-B40 series modules. Each of the given label references are described in Table 25.




Figure 16: Location of product type number on the NINA-B40 series module label

Product (model) name (NINA-B400, NINA-B401, or NINA-B406)			
d representation of the			
ress of the module HHFF.			

Table 25: NINA-B40 series label references



### 8.1 Product identifiers

Table 26 describes the three product identifiers: specifically, the Type number, Model name and Ordering code.

Format	Description	Nomenclature
Model name	Describes the form factor, platform technology and platform variant. Used mostly in product documentation like this data sheet, the model name represents the most common identity for all u-blox products	PPPP-TGVV
Ordering code	Comprises the model name – with additional identifiers to describe the major product version and quality grade	PPPP-TGVV-TTQ
Type number	Comprises the model name and ordering code – with additional identifiers to describe minor product versions.	PPPP -TGVV-TTQ-XX

Table 26: Product code formats

### 8.2 Identification codes

Table 27 describes the individual identification codes represented in each product identifier.

Code	Meaning	Example
PPPP	Form factor	NINA
TG	Platform (Technology and Generation) T – Dominant technology, for example, W: Wi-Fi, B: Bluetooth G - Generation	B4: Bluetooth Generation 4
VV	Variant based on the same platform; range [0099]	11: default configuration, with antenna pin
TT	Major product version	00: first revision
Q	Quality grade A: Automotive B: Professional C: Standard	B: professional grade
XX	Minor product version (not relevant for certification)	Default value is 00

Table 27: Identification codes



# Appendix

## A Glossary

Abbreviation	Definition		
ADC	Analog to Digital Converter		
AOA	Angle of Arrival		
AOD	Angle of Departure		
Bluetooth LE	Bluetooth Low Energy		
BPF	Band Pass Filter		
CTS	Clear To Send		
EDM	Extended Data mode		
ESD	Electro Static Discharge		
FCC	Federal Communications Commission		
GATT	Generic ATTribute profile		
GPIO	General Purpose Input/Output		
IC	Industry Canada		
12C	Inter-Integrated Circuit		
MCU	Micro Controller Unit		
MSD	Moisture Sensitive Device		
RTS	Request To Send		
SPI	Serial Peripheral Interface		
TBD	To be Defined		
UART	Universal Asynchronous Receiver/Transmitter		

Table 28: Explanation of the abbreviations and terms used



## **Related documents**

- [1] u-blox package information guide, UBX-14001652
- [2] u-connectXpress AT commands manual, UBX-14044127
- [3] NINA-B4 system integration manual, UBX-19052230
- [4] u-connectXpress software user guide, UBX-16024251
- [5] NINA-B40 product summary, UBX-19047297
- [6] NINA-B3 data sheet, UBX-17052099
- [7] NINA-B4 series certification application note, UBX-20037320
- [8] RC oscillator configuration, application note, UBX-20009242
- [9] Nordic nRF52833 product specification, 4452\_021
- [10] Bluetooth<sup>®</sup> qualification process, u-connectXpress and nRF5 SDK, application note, UBX-20009220

For product change notifications and regular updates of u-blox documentation, register on our website, www.u-blox.com.



# **Revision history**

Revision	Date	Name	Comments
R01	17-Dec-2019	hekf	Initial release.
R02	25-Mar-2020	asoh, hisa, hekf	Updated NINA-B400 status from "In Development" to "Prototype". GPIO pins updated to 38. EIRP value updated to 10 dBm.
R03	13-Aug-2020	asoh	Revised document scope and content to describe NINA-B400 and NINA-B406 modules (with NINA-B41 module variants to be later included in a separate data sheet). Updated the product status from "Prototype" to "Engineering Sample". Revised module height dimensions given in sections 0 and 1.3.3, and updated Human body model class in section 4.1.1.
R04	20-Nov-2020	asoh	Updated the PCB trace antenna radiation pattern information in section 4.2.6. Revised the tape dimensions shown in section 7.1.2. Revised product status in Document information.
R05	19-Mar-2021	asoh	Added the antenna pin variant (NINA-B401)
R06	21-Dec-2021	asoh	Changed status to IP for NINA-B401. Updated certification status in Qualification and approvals. Removed ambiguous description of operating condition ranges in Electrical specifications. Updated information describing Moisture sensitivity levels, Reflow soldering, and ESD precautions. Revised information describing the position, orientation, and feed direction of Tapes.
R07	03-Jun-2022	asoh	Updated temperature limitations to Low frequency clock, storage temperature and flash memory usage at extended temperature.
R08	17-Aug-2022	fkru, cche	Corrected appropriate bake mount time to 72 hours in Moisture sensitivity levels. Updated contact information. Revised Bluetooth qualification.
R09	01-Jul-2024	hisa, fkru	Updated status of all module variants to Mass Production in Document information. Updated approval status in Country approvals. Improved image quality showing tape orientation in Tapes.

## Contact

For further support and contact information, visit us at www.u-blox.com/support.

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

u-blox:

NINA-B400-00B NINA-B406-00B NINA-B401-00B