

# 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC)

#### **Features**

- Pin-compatible and functionally equivalent to Zero Bus Turnaround (ZBT™)
- Supports 250-MHz bus operations with zero wait states □ Available speed grades are 250, 200, and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully-registered (inputs and outputs) for pipelined operation
- Byte write capability
- 3.3-V power supply
- 3.3-V/2.5-V I/O power supply
- Fast clock-to-output time □ 2.5 ns (for 250-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- CY7C1460KVE33, ■ CY7C1460KV33. CY7C1462KVE33 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA packages
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability—linear or interleaved burst order
- "ZZ" sleep mode option
- On-chip Error Correction Code (ECC) to reduce Soft Error Rate (SER)

### **Functional Description**

The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 are 3.3 V, 1M × 36, and 2M × 18 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with wait states. no CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 devices are equipped with the advanced (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle.

This feature dramatically improves the throughput of data in systems that require frequent write and read transitions. The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 devices are pin-compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

Write operations are controlled by the byte write selects for CY7C1460KV33/CY7C1460KVE33 (BW<sub>a</sub>–BW<sub>d</sub> BW<sub>a</sub>-BW<sub>b</sub> for CY7C1462KVE33) and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ ) and an asynchronous output enable (OE) enable easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

### **Selection Guide**


Description		250 MHz	200 MHz	167 MHz	Unit
Maximum access time		2.5	3.2	3.4	ns
Maximum operating current	× 18	220	190	170	mA
	× 36	240	210	190	

198 Champion Court


**Cypress Semiconductor Corporation** Document Number: 001-66680 Rev. \*L



## Logic Block Diagram - CY7C1460KV33




## Logic Block Diagram – CY7C1460KVE33





## Logic Block Diagram - CY7C1462KVE33





## Contents


Pin Configurations	5
Pin Definitions	7
Functional Overview	
Single Read Accesses	8
Burst Read Accesses	8
Single Write Accesses	9
Burst Write Accesses	9
Sleep Mode	9
On-Chip ECC	
Interleaved Burst Address Table	10
Linear Burst Address Table	10
ZZ Mode Electrical Characteristics	10
Truth Table	
Partial Write Cycle Description	12
Partial Write Cycle Description	
IEEE 1149.1 Serial Boundary Scan (JTAG)	13
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	15
TAP Controller Block Diagram	
TAP Timing Diagram	
TAP AC Switching Characteristics	16
3.3 V TAP AC Test Conditions	17
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	

	ectrical Characteristics	
and Operat	ting Conditions	17
	on Register Definitions	
Scan Regis	ster Sizes	18
Identificati	on Codes	18
Boundary S	Scan Order	19
	Ratings	
Operating	Range	20
	oft Error Immunity	
Electrical C	Characteristics	20
Capacitano	ce	22
	esistance	
	oads and Waveforms	
Switching	Characteristics	23
Switching '	Waveforms	24
Ordering Ir	nformation	26
Orderin	ng Code Definitions	26
Package D	iagrams	27
Acronyms		29
Document	Conventions	29
Units o	f Measure	29
Document	History Page	30
Sales, Solu	itions, and Legal Information	31
	vide Sales and Design Support	
Produc	ts	31
PSoC®	Solutions	31
	s Developer Community	
Techni	cal Support	31



## **Pin Configurations**

Figure 1. 100-pin TQFP Pinout





## Pin Configurations (continued)

## Figure 2. 165-ball FBGA Pinout

## CY7C1460KVE33 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	BW <sub>c</sub>	BW <sub>b</sub>	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	$\overline{BW}_d$	$\overline{BW}_{a}$	CLK	WE	OE	Α	Α	NC
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	DQ <sub>c</sub>	$DQ_c$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	DQ <sub>b</sub>	DQ <sub>b</sub>
E	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
G	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_b$	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
L	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
M	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
N	DQP <sub>d</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	DQPa
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	А	Α	Α



## **Pin Definitions**

Pin Name	I/O Type	Pin Description
A <sub>0</sub> , A <sub>1</sub> , A	Input-synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a,</sub> BW <sub>b,</sub> BW <sub>c,</sub> BW <sub>d</sub>	Input-synchronous	Byte write select inputs, active LOW. Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{BW}_a$ controls $DQ_a$ and $DQP_a$ , $\overline{BW}_b$ controls $DQ_b$ and $DQP_b$ , $\overline{BW}_c$ controls $DQ_c$ and $DQP_c$ , $\overline{BW}_d$ controls $DQ_d$ and $DQP_d$ .
WE	Input-synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input-synchronous	Advance/load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input-synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input-synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
CE <sub>3</sub>	Input-synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device.
ŌĒ	Input-asynchronous	Output enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. $\overline{OE}$ is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input-synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>a</sub> , DQ <sub>b</sub> , DQ <sub>c</sub> , DQ <sub>d</sub>	I/O-synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_X$ during the <u>read</u> cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ – $DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>a,</sub> DQP <sub>b,</sub> DQP <sub>c,</sub> DQP <sub>d</sub>	I/O-synchronous	<b>Bidirectional data parity I/O lines</b> . Functionally, these signals are identical to $DQ_{[31:0]}$ . During write sequences, $DQP_a$ is controlled by $\overline{BW}_a$ , $DQP_b$ is controlled by $\overline{BW}_b$ , $DQP_c$ is controlled by $\overline{BW}_c$ , and $DQP_d$ is controlled by $\overline{BW}_d$ .
MODE	Input strap pin	<b>Mode input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE defaults HIGH, to an interleaved burst order.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test mode select synchronous	This pin controls the test access port state machine. Sampled on the rising edge of TCK.
TCK	JTAG-clock	Clock input to the JTAG circuitry.

Document Number: 001-66680 Rev. \*L



### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O power supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the device. Should be connected to ground of the system.
NC	N/A	No connects. This pin is not connected to the die.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/576M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/1G	N/A	Not connected to the die. Can be tied to any voltage level.
ZZ	Input-asynchronous	<b>ZZ</b> "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to $V_{SS}$ or left floating. ZZ pin has an internal pull-down.

### **Functional Overview**

The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 devices are synchronous-pipelined burst NoBL SRAMs designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal ( $\overline{\text{CEN}}$ ). If  $\overline{\text{CEN}}$  is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with  $\overline{\text{CEN}}$ . All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.5 ns (250-MHz device).

Accesses can be initiated by asserting all three chip enables  $(\overline{CE}_1, CE_2, \text{and } \overline{CE}_3)$  active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable  $(\overline{WE})$ .  $\overline{BW}_{[x]}$  can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{WE}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, \, CE_2, \, and \, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW after the device has been deselected to load a new address for the next operation.

### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise:

- CEN is asserted LOW
- $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active

- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW

The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock, the requested data is allowed to propagate through the output register and on to the data bus within 2.5 ns (250-MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access, the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tristates following the next clock rise.

#### **Burst Read Accesses**

The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 have an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/ $\overline{\text{LD}}$  must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section earlier. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wrap around when incremented sufficiently. A HIGH input on ADV/ $\overline{\text{LD}}$  increments the internal burst counter regardless of the state of chip enables inputs or  $\overline{\text{WE}}$ .  $\overline{\text{WE}}$  is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.



### Single Write Accesses

Write accesses are initiated when the following conditions are satisfied at clock rise:

- CEN is asserted LOW
- $\blacksquare$   $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active
- The write signal WE is asserted LOW

The address presented to the address inputs is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise, the data lines are automatically tristated regardless of the state of the  $\overline{OE}$  input signal. This enables the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1460KV33/CY7C1460KVE33 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1462KVE33). In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise, the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1460KV33/CY7C1460KVE33 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1462KVE33), or a subset for byte write operations, see the Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by the  $\overline{BW}$  (BWa,b,c,d for CY7C1460KV33/CY7C1460KVE33 and BWa,b for CY7C1462KVE33) signals. The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 provides byte-write capability that is described in the Write Cycle Description table. Asserting the write enable input (WE) with the selected byte write select (BW) input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1460KV33/ CY7C1460KVE33/ CY7C1462KVE33 devices are common I/O devices, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1460KV33/CY7C1460KVE33 and DQa<sub>a,b</sub>/DQPa<sub>b,c,d</sub> for CY7C1462KVE33) inputs. Doing so tristates the output drivers. As a safety precaution, DQ and DQP (DQa<sub>b,c,d</sub>/DQPa<sub>b,c,d</sub> for

CY7C1460KV33/CY7C1460KVE33 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1462KVE33) are automatically tristated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 devices have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. correct  $\overline{\mathsf{BW}}$ The inputs (BW<sub>a.b.c.d</sub> BW<sub>a,b</sub> CY7C1460KV33/CY7C1460KVE33 and CY7C1462KVE33) must be driven in each cycle of the burst write to write the correct bytes of data.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### On-Chip ECC

CY7C1460KVE33/CY7C1462KVE33 SRAMs include an on-chip ECC algorithm that detects and corrects all single-bit memory errors, including Soft Error Upset (SEU) events induced by cosmic rays, alpha particles, and so on. The resulting Soft Error Rate (SER) of these devices is anticipated to be <0.01 FITs/Mb, a 4-order-of-magnitude improvement over comparable SRAMs with no on-chip ECC, which typically have an SER of 200 FITs/Mb or more.To protect the internal data, ECC parity bits (invisible to the user) are used.

The ECC algorithm does not correct multi-bit errors. However, Cypress SRAMs are designed in such a way that a single SER event has a very low probability of causing a multi-bit error across any data word. The extreme rarity of multi-bit errors results in a SER of <0.01 FITs/Mb.



## **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## **Linear Burst Address Table**

(MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	75	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The Truth Table for CY7C1460KV33/CY7C1460KVE33/CY7C1462KVE33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	ŌĒ	CEN	CLK	DQ
Deselect cycle	None	Н	L	L	Х	Х	Х	L	L–H	Tristate
Continue deselect cycle	None	Х	L	Н	Х	Х	Χ	L	L-H	Tristate
Read cycle (begin burst)	External	L	L	L	Н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Х	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	Н	Х	Н	L	L–H	Tristate
Dummy read (continue burst)	Next	Х	L	Н	Х	Х	Н	L	L–H	Tristate
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Х	L	Х	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tristate
WRITE ABORT (continue burst)	Next	Х	L	Н	Х	Н	Х	L	L–H	Tristate
IGNORE CLOCK EDGE (stall)	Current	Х	L	Х	Х	Х	Х	Н	L–H	-
SLEEP MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

- 1. X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{CE}$  stands for all chip enables active.  $\overline{BWx}$  = L signifies at least one byte write select is active,  $\overline{BWx}$  = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
- 2. Write is defined by  $\overline{\text{WE}}$  and  $\overline{\text{BW}}_{X}$ . See Write Cycle Description table for details.
- 3. When a write cycle is detected, all I/Os are tristated, even during byte writes.

  4. The DQ and DQP pins are controlled by the current cycle and the OE signal.

  5. CEN = H inserts wait states.

- Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
   Description of D



## **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1460KV33/CY7C1460KVE33 follows. [8, 9, 10, 11]

Function (CY7C1460KV33/CY7C1460KVE33)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write bytes b, a	L	Н	Н	L	L
Write byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write bytes c, a	L	Н	L	Н	L
Write bytes c, b	L	Н	LL	L	Н
Write bytes c, b, a	L	Н	L	L	L
Write byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write bytes d, a	L	L	Н	Н	L
Write bytes d, b	L	L	Н	L	Н
Write bytes d, b, a	L	L	Н	L	L
Write bytes d, c	L	L	L	Н	Н
Write bytes d, c, a	L	L	L	Н	L
Write bytes d, c, b	L	L	L	L	Н
Write all bytes	L	L	L	L	L

## **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1462KVE33 follows. [9, 11]

Function (CY7C1462KVE33)	WE	BW <sub>b</sub>	<del>BW</del> a ■
Read	Н	х	Х
Write – no bytes written	L	Н	Н
Write byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write both bytes	L	L	L

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, \(\overline{CE}\) stands for all chip enables active. \(\overline{BWx} = L\) signifies at least one byte write select is active, \(\overline{BWx} = valid\) signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
   Write is defined by \(\overline{WE}\) and \(\overline{BW}\_X\). See Write Cycle Description table for details.

- 10. When a write cycle is detected, all I/Os are tristated, even during byte writes.
   11. Table only lists partial byte write combinations. Any combination of BW<sub>[a:d]</sub> is valid. Appropriate write is done based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

CY7C1460KVE33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3-V or 2.5-V I/O logic level.

The CY7C1460KVE33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are pulled up internally and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device enters a reset state, which does not interfere with the operation of the device.

### **Test Access Port (TAP)**

### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is pulled up internally and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see TAP Controller Block Diagram).

### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see TAP Controller State Diagram).

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The length of the boundary scan register for the SRAM in different packages is listed in the Scan Register Sizes table.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 19 and show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.



#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions described in detail are as follows.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high-Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the clock captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller must be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for the 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus in a high-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.



## **TAP Controller State Diagram**




## **TAP Controller Block Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

## **TAP Timing Diagram**





## **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [12, 13]	Description	Min	Max	Unit	
Clock					
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns	
t <sub>TF</sub>	TCK clock frequency	_	20	MHz	
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns	
t <sub>TL</sub>	TCK clock LOW time	20	-	ns	
Output Times					
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns	
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns	
Setup Times					
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	_	ns	
t <sub>TDIS</sub>	TDI setup to TCK clock rise		-	ns	
t <sub>CS</sub>	Capture setup to TCK rise		-	ns	
Hold Times					
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns	
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns	
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns	


<sup>12.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 2 \text{ V/ns}$  (Slew Rate).



## 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


## 3.3 V TAP AC Output Load Equivalent



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

## 2.5 V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 3.135 V to 3.6 V unless otherwise noted)

Parameter [14]	Description	Test Conditions		Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	$I_{OH}$ = -4.0 mA, $V_{DDQ}$	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{ V}$		_	V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	= 2.5 V	2.0	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	_	V
			V <sub>DDQ</sub> = 2.5 V	2.1	_	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	_	0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	_	0.2	V
			V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage	-	V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	_	V <sub>DDQ</sub> = 3.3 V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \le V_{IN} \le V_{DDQ}$	<u>.</u>	-5	5	μA

<sup>14.</sup> All voltages referenced to  $V_{SS}$  (GND). 15. Bit #24 is "1" in the ID Register Definitions for both 2.5-V and 3.3-V versions of this device.



## **Identification Register Definitions**

Instruction Field	CY7C1460KVE33 (1M × 36)	Description
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) [15]	01011	Reserved for internal use
Architecture/memory type(23:18)	001000	Defines memory type and architecture
Bus width/density(17:12)	100111	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

## **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	89

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Document Number: 001-66680 Rev. \*L



## **Boundary Scan Order**

165-ball FBGA [16]

## CY7C1460KVE33 (1M × 36)

Bit#	ball ID
1	N6
2	N7
3	10N
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit#	ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	В9
39	C10
40	A8
41	В8
42	A7
43	В7
44	В6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3

Dittr	Sun 15
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit#

ball ID

Bit#	ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

<sup>16.</sup> Bit# 89 is preset HIGH.



## **Maximum Ratings**

device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied .....-55 °C to +125 °C Supply voltage on  $V_{DD}$  relative to GND .....-0.5 V to +4.6 V Supply voltage on  $V_{DDQ}$  relative to GND .....-0.5 V to  $V_{DDQ}$  + 0.5 V DC input voltage .....-0.5 V to  $V_{DDQ}$  + 0.5 V

Exceeding maximum ratings may shorten the useful life of the

## **Operating Range**

Ra	inge	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Comr	nercial	0 °C to +70 °C		2.5 V – 5% to
Indus	trial	–40 °C to +85 °C	+ 10%	$V_{DD}$

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LSBU (Device with ECC)			0	0.01	FIT/ Mb
LMBU (All Devices)	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL (All Devices)	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

### **Electrical Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power supply voltage		3.135	3.6	V
$V_{DDQ}$	I/O supply voltage	for 3.3 V I/O	3.135	$V_{DD}$	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[17]</sup>	for 3.3 V I/O	2.0	$V_{DD} + 0.3 V$	V
		for 2.5 V I/O	1.7	$V_{DD} + 0.3 V$	V
V <sub>IL</sub>	Input LOW voltage <sup>[17]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V

<sup>17.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2 V$  (Pulse width less than  $t_{CYC}/2$ ).

<sup>18.</sup>  $T_{power up}$ : Assumes a linear ramp from 0 V to  $V_{DD}$  (Min) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [17, 18]	Description	Test Condi	itions		Min	Max	Unit
	1	1			_		1 .
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$			-5	5	μΑ
	Input current of MODE	Input = V <sub>SS</sub>			-30	_	μА
		Input = V <sub>DD</sub>			-	5	μА
	Input current of ZZ	Input = V <sub>SS</sub>			<b>–</b> 5	_	μА
		Input = V <sub>DD</sub>			_	30	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output	disabled		-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> operating supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	4-ns cycle,	× 18	_	220	mA
		$f = f_{MAX} = 1/t_{CYC}$	250 MHz	× 36	_	240	
			5-ns cycle,	× 18	_	190	mA
			200 MHz	× 36	_	210	
			6-ns cycle,	× 18	_	170	mA
			167 MHz	× 36	_	190	
I <sub>SB1</sub>	current – TTL inputs	4-ns cycle,	× 18	_	85	mA	
		$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{II}$ ,	250 MHz	× 36	_	90	
			5-ns cycle, 200 MHz	× 18	_	85	mA
				× 36	_	90	
			6-ns cycle,	× 18	_	85	mA
			167 MHz	× 36	_	90	
I <sub>SB2</sub>	Automatic CE power-down	Max V <sub>DD</sub> ,	All speed	× 18	_	75	mA
	current – CMOS inputs	$ \begin{array}{l} \text{device deselected,} \\ V_{IN} \leq 0.3 \text{ V or} \\ V_{IN} \geq V_{DDQ} - 0.3 \text{ V,} \\ \text{f} = 0 \end{array} $	grades	× 36		80	_
I <sub>SB3</sub>	Automatic CE power-down	Max V <sub>DD</sub> , device	4-ns cycle,	× 18	_	85	mA
323	current – CMOS inputs	deselected,	250 MHz	× 36		90	7
		$V_{IN} \le 0.3 \text{ V or} $ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$	5-ns cycle,	× 18	_	85	7
		$f = f_{MAX} = 1/t_{CYC}$	200 MHz	× 36		90	mA
			6-ns cycle,	× 18	_	85	7
			167 MHz	× 36		90	mA
I <sub>SB4</sub>	Automatic CE power-down	Max V <sub>DD</sub> , device	All speed	× 18	_	75	mA
	current – TTL inputs		grades	× 36	_	80	



## Capacitance


Parameter [19]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	5	pF
C <sub>I/O</sub>	Input/output capacitance		5	5	pF

## **Thermal Resistance**

Parameter [19]	Description	Test Co	onditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance	Test conditions	With Still Air (0 m/s)	35.36	14.24	°C/W
	(junction to ambient)	follow standard test methods and	With Air Flow (1 m/s)	31.30	12.47	°C/W
		procedures for	With Air Flow (3 m/s)	28.86	11.40	°C/W
$\Theta_{\sf JC}$		measuring thermal impedance, per EIA/JESD51.	_	7.52	3.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			28.89	7.19	°C/W

## **AC Test Loads and Waveforms**

### Figure 3. AC Test Loads and Waveforms



#### Note

<sup>19.</sup> Tested initially and after any design or process changes that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range

Parameter [20, 21]	Donasistics.	-250		-200		-167		11!4
	Description	Min Max		Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[22]</sup>	V <sub>CC</sub> (typical) to the first access read or write		_	1	_	1	_	ms
Clock			•	•	•	•	•	
t <sub>CYC</sub>	Clock cycle time	4.0	-	5.0	_	6.0	_	ns
F <sub>MAX</sub>	Maximum operating frequency	_	250	_	200	_	167	MHz
t <sub>CH</sub>	Clock HIGH	1.5	-	2.0	_	2.4	_	ns
t <sub>CL</sub>	Clock LOW	1.5	-	2.0	_	2.4	_	ns
Output Times								
t <sub>CO</sub>	Data output valid after CLK rise	_	2.5	_	3.2	_	3.4	ns
t <sub>EOV</sub>	OE LOW to output valid	_	2.6	_	3.0	_	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	_	1.5	_	1.5	_	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[23, 24, 25]</sup>	_	2.6	_	3.0	_	3.4	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[23, 24, 25]</sup>		_	1.3	_	1.5	_	ns
t <sub>EOHZ</sub>	OE HIGH to output high Z <sup>[23, 24, 25]</sup>	_	2.6	_	3.0	_	3.4	ns
t <sub>EOLZ</sub>	OE LOW to output low Z <sup>[23, 24, 25]</sup>	0	_	0	_	0	_	ns
Setup Times								
t <sub>AS</sub>	Address setup before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>CENS</sub>	CEN setup before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>WES</sub>	WE, BW <sub>x</sub> setup before CLK rise	1.2	_	1.4	_	1.5	_	ns
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.2	-	1.4	_	1.5	_	ns
t <sub>CES</sub>	Chip select setup	1.2	_	1.4	_	1.5	_	ns
Hold Times								
t <sub>AH</sub>	Address hold after CLK rise	0.3	-	0.4	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.3	-	0.4	_	0.5	_	ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t <sub>CEH</sub>	Chip select hold after CLK rise	0.3	_	0.4	_	0.5	_	ns


<sup>20.</sup> Timing reference is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
21. Test conditions shown in (a) of Figure 3 on page 22 unless otherwise noted.
22. This part has a voltage regulator internally; thower is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.
23. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EQLZ</sub>, and t<sub>EQHZ</sub> are specified with AC test conditions shown in (b) of Figure 3 on page 22. Transition is measured ± 200 mV from steady-state voltage.
24. At any voltage and temperature, t<sub>EQHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus.
These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high

<sup>25.</sup> This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Figure 4. Read/Write/Timing [26, 27, 28]



DON'T CARE UNDEFINED

<sup>26.</sup> For this waveform ZZ is tied low.

27. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

28. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



## Switching Waveforms (continued)

Figure 5. NOP, STALL and DESELECT Cycles [29, 30, 31]





Figure 6. ZZ Mode Timing [32, 33]



- 29. For this waveform ZZ is tied low.
- 30. When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.

  31. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated  $\overline{\text{CEN}}$  being used to create a pause. A write is not performed during this cycle.
- 32. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 33. I/Os are in high Z when exiting ZZ sleep mode.




## **Ordering Information**

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>.

**Table 1. Ordering Information** 

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1460KV33-250AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
200	CY7C1460KV33-200AXC			Commercial
	CY7C1460KVE33-200AXC			
167	CY7C1460KV33-167AXC			
	CY7C1460KV33-167AXI			Industrial
	CY7C1460KVE33-167AXI			
	CY7C1460KVE33-167BZC	51-85195	165-ball FBGA (15 × 17 × 1.4 mm)	Commercial
	CY7C1460KV33-167BZC			
	CY7C1462KVE33-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	


## **Ordering Code Definitions**





## **Package Diagrams**

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



SYMBOL	DIM	ENSIC	NS
STIVIBUL	MIN.	NOM.	MAX.
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
Е	21.80	22.00	22.20
E1	19.90	20.00	20.10
R1	0.08	_	0.20
R2	0.08	_	0.20
θ	0°	_	7°
θ1	0°	_	_
θ2	11°	12°	13°
С	_	_	0.20
b	0.22	0.30	0.38
L	0.45	0.60	0.75
L1	1.00 REF		
L2	0	.25 BS	С
L3	0.20	_	_
е	0	.65 TY	P

#### NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH.


  MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE. BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.


51-85050 \*G




## Package Diagrams (continued)

Figure 8. 165-ball FBGA (15 × 17 × 1.4 mm (0.5 Ball Diameter)) Package Outline, 51-85195







51-85195 \*D



## **Acronyms**

**Table 2. Acronyms Used in this Document** 

Acronym	Description
CEN	Clock Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JTAG	Joint Test Action Group
NoBL	No Bus Latency
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Table 3. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*F	4682541	PRIT	03/16/2015	Changed status from Preliminary to Final.
*G	4680529	PRIT	04/10/2015	Updated Electrical Characteristics: Updated details in "Max" column corresponding to I <sub>SB2</sub> and I <sub>SB3</sub> parameters Updated Package Diagrams: spec 51-85195 – Changed revision from *C to *D. Post to external web.
*H	4747474	DEVM	04/29/2015	Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I <sub>DDZZ</sub> parameter from 89 mA to 75 mA.
*	5028596	PRIT	11/26/2015	Added Errata.
*J	5210861	DEVM	04/07/2016	Removed Errata. Updated to new template. Completing Sunset Review.
*K	5337537	PRIT	07/05/2016	Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU (Device without ECC) parameter.
*L	6063618	CNX	02/08/2018	Updated Package Diagrams: spec 51-85050 – Changed revision from *E to *G. Updated to new template.



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch cypress.com/usb

cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2011-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, functional devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Cypress Semiconductor:

 $\underline{\text{CY7C1460KV33-167AXIT}} \ \ \underline{\text{CY7C1460KVE33-167AXI}} \ \ \underline{\text{CY7C1460KVE33-167BZC}} \ \ \underline{\text{CY7C1460KVE33-200AXC}}$