Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com

Features

- Very high speed: 45 ns

- Wide voltage range: 2.20 V to 3.60 V

- Pin compatible with CY62136CV30

- Ultra low standby power
  - Typical standby current: 1 μA
  - Maximum standby current: 7 μA

- Ultra low active power
  - Typical active current: 2 mA at f = 1 MHz

- Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ features

- Automatic power down when deselected

- Complementary metal oxide semiconductor (CMOS) for optimum speed/power

- Offered in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) packages

Functional Description

The CY62136EV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ($\overline{CE}$ HIGH). The input/output pins (I/O_0 through I/O_{15}) are placed in a high impedance state when: deselected ($\overline{CE}$ HIGH), outputs are disabled ($\overline{OE}$ HIGH), both Byte High Enable and Byte Low Enable are disabled ($\overline{BHE}$, $\overline{BLE}$ HIGH), or during a write operation ($\overline{CE}$ LOW and $\overline{WE}$ LOW).

Writing to the device is accomplished by taking Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from I/O pins (I/O_0 through I/O_7), is written into the location specified on the address pins (A_0 through A_{16}). If Byte High Enable ($\overline{BHE}$) is LOW, then data from I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through A_{16}).

Reading from the device is accomplished by taking Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) LOW while forcing the Write Enable ($\overline{WE}$) HIGH. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from the memory location specified by the address pins appear on I/O_0 to I/O_7. If Byte High Enable ($\overline{BHE}$) is LOW, then data from memory appear on I/O_8 to I/O_{15}. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram

Contents

Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View) [1, 2]

	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	NC	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	NC	A_7	I/O_3	Vcc	D
E	V_{CC}	I/O_{12}	NC	A_{16}	I/O_4	Vss	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	NC	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	NC	A_8	A_9	A_{10}	A_{11}	NC	H

Figure 2. 44-pin TSOP II pinout (Top View) [1]

A_4	1	44	A_5
A_3	2	43	A_6
A_2	3	42	A_7
A_1	4	41	$\overline{OE}$
A_0	5	40	$\overline{BHE}$
$\overline{CE}$	6	39	BLE
I/O_0	7	38	I/O_{15}
I/O_1	8	37	I/O_{14}
I/O_2	9	36	I/O_{13}
I/O_3	10	35	I/O_{12}
V_{CC}	11	34	V_{SS}
V_{SS}	12	33	V_{CC}
I/O_4	13	32	I/O_{11}
I/O_5	14	31	I/O_{10}
I/O_6	15	30	I/O_9
I/O_7	16	29	I/O_8
$\overline{WE}$	17	28	NC
A_{16}	18	27	A_8
A_{15}	19	26	A_9
A_{14}	20	25	A_{10}
A_{13}	21	24	A_{11}
A_{12}	22	23	NC

Product Portfolio

Product [3]	V_{CC} Range (V)			Speed (ns)	Power Dissipation					
					Operating ICC (mA)				Standby I_{SB2} (µA)	
					f = 1 MHz		f = f_{max}			
	Min	Typ [3]	Max		Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes
1. NC pins are not connected on the die.
2. Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C.

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .... –65 °C to + 150 °C

Ambient temperature
with power applied .... –55 °C to + 125 °C

Supply voltage
to ground potential [4, 5] ... –0.3 V to 3.9 V ($V_{CC\ MAX}$ + 0.3 V)

DC voltage applied to outputs
in High Z state [4, 5] .... –0.3 V to 3.9 V ($V_{CC\ MAX}$ + 0.3 V)

DC input voltage [4, 5] .... –0.3 V to 3.9 V ($V_{CC\ MAX}$ + 0.3 V)

Output current into outputs (LOW) .... 20 mA

Static discharge voltage
(per MIL-STD-883, Method 3015) .... > 2001 V

Latch-up current .... > 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC}[6]
CY62136EV30LL	Industrial	–40 °C to +85 °C	2.2 V–3.6 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		45 ns			Unit
				Min	Typ [7]	Max	
V_{OH}	Output HIGH voltage	I_{OH} = –0.1 mA	V_{CC} = 2.20 V	2.0	–	–	V
		I_{OH} = –1.0 mA	V_{CC} = 2.70 V	2.4	–	–	V
V_{OL}	Output LOW voltage	I_{OL} = 0.1 mA	V_{CC} = 2.20 V	–	–	0.4	V
		I_{OL} = 2.1 mA	V_{CC} = 2.70 V	–	–	0.4	V
V_{IH}	Input HIGH voltage	V_{CC} = 2.2 V to 2.7 V		1.8	–	V_{CC} + 0.3	V
		V_{CC}= 2.7 V to 3.6 V		2.2	–	V_{CC} + 0.3	V
V_{IL}	Input LOW voltage	V_{CC} = 2.2 V to 2.7 V		–0.3	–	0.6	V
		V_{CC}= 2.7 V to 3.6 V		–0.3	–	0.8	V
I_{IX}	Input leakage current	GND ≤ V_I ≤ V_{CC}		–1	–	+1	μA
I_{OZ}	Output leakage current	GND ≤ V_O ≤ V_{CC}, output disabled		–1	–	+1	μA
I_{CC}	V_{CC} operating supply current	f = f_{max} = 1/t_{RC}	V_{CC} = V_{CCmax}, I_{OUT} = 0 mA CMOS levels	–	15	20	mA
		f = 1 MHz		–	2	2.5	
I_{SB1}[8]	Automatic CE power-down current – CMOS inputs	$\overline{CE}$ ≥ V_{CC} – 0.2 V, V_{IN} ≥ V_{CC} – 0.2 V, V_{IN} ≤ 0.2 V f = f_{max} (address and data only), f = 0 ($\overline{OE}$, and $\overline{WE}$), V_{CC} = 3.60 V		–	1	7	μA
I_{SB2}[8]	Automatic CE power-down current – CMOS inputs	$\overline{CE}$ ≥ V_{CC} – 0.2 V, V_{IN} ≥ V_{CC} – 0.2 V or V_{IN} ≤ 0.2V, f = 0, V_{CC} = 3.60 V		–	1	7	μA

Notes
4. $V_{IL(min.)}$ = –2.0 V for pulse durations less than 20 ns.
5. $V_{IH(max)}$ = V_{CC} + 0.75 V for pulse durations less than 20 ns.
6. Full Device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after V_{CC} stabilization.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = $V_{CC(typ.)}$, T_A = 25 °C.
8. Chip enable ($\overline{CE}$) and byte enables ($\overline{BHE}$ and $\overline{BLE}$) need to be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} specification. Other inputs can be left floating.

Capacitance

Parameter [9]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	T_A = 25 °C, f = 1 MHz, V_{CC} = $V_{CC(typ)}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [9]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	54	57	°C/W
Θ_{JC}	Thermal resistance (junction to case)		12	17	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms

Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R_{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Note
9. Tested initially and after any design or process changes that may affect these parameters.

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [10]	Max	Unit
V_{DR}	V_{CC} for data retention		1.0	–	–	V
I_{CCDR} [11]	Data retention current	V_{CC}= 1.0 V, $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	0.8	3	µA
t_{CDR} [12]	Chip deselect to data retention time		0	–	–	ns
t_R [13]	Operation recovery time		45	–	–	ns

Data Retention Waveform

Figure 4. Data Retention Waveform [14]

Switching Characteristics

Over the Operating Range

Parameter [15, 16]	Description	45 ns		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read cycle time	45	–	ns
t_{AA}	Address to data valid	–	45	ns
t_{OHA}	Data hold from address change	10	–	ns
t_{ACE}	$\overline{CE}$ LOW to data valid	–	45	ns
t_{DOE}	$\overline{OE}$ LOW to data valid	–	22	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z [17]	5	–	ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z [17, 18]	–	18	ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z [17]	10	–	ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z [17, 18]	–	18	ns
t_{PU}	$\overline{CE}$ LOW to power-up	0	–	ns
t_{PD}	$\overline{CE}$ HIGH to power-down	–	45	ns
t_{DBE}	$\overline{BLE}/\overline{BHE}$ LOW to data valid	–	22	ns
t_{LZBE}	$\overline{BLE}/\overline{BHE}$ LOW to Low Z [17]	5	–	ns
t_{HZBE}	$\overline{BLE}/\overline{BHE}$ HIGH to High Z [17, 18]	–	18	ns
Write Cycle [19, 20]				
t_{WC}	Write cycle time	45	–	ns
t_{SCE}	$\overline{CE}$ LOW to write end	35	–	ns
t_{AW}	Address setup to write end	35	–	ns
t_{HA}	Address hold from write end	0	–	ns
t_{SA}	Address setup to write start	0	–	ns
t_{PWE}	$\overline{WE}$ pulse width	35	–	ns
t_{BW}	$\overline{BLE}/\overline{BHE}$ LOW to write end	35	–	ns
t_{SD}	Data setup to write end	25	–	ns
t_{HD}	Data hold from write end	0	–	ns
t_{HZWE}	$\overline{WE}$ LOW to High Z [17, 18]	–	18	ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z [17]	10	–	ns

Notes
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of $V_{CC(typ.)}$/2, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 3 on page 5.
16. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
17. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
18. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.
19. The internal write time of the memory is defined by the overlap of $\overline{WE}$, $\overline{CE} = V_{IL}$, $\overline{BHE}$ and $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
20. The minimum write pulse for Write Cycle No. 3 ($\overline{WE}$ Controlled and $\overline{OE}$ LOW) should be sum of t_{HZWE} and t_{SD}.

Switching Waveforms

**Figure 5. Read Cycle 1: Address Transition Controlled** [21, 22]

**Figure 6. Read Cycle No. 2: $\overline{OE}$ Controlled** [22, 23]

Notes
21. The device is continuously selected. $\overline{OE}$, $\overline{CE}$ = V_{IL}, $\overline{BHE}$ and/or $\overline{BLE}$ = V_{IL}.

22. $\overline{WE}$ is HIGH for read cycle.
23. Address valid prior to or coincident with $\overline{CE}$ and $\overline{BHE}$, $\overline{BLE}$ transition LOW.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1: $\overline{WE}$ Controlled [24, 25, 26]

Figure 8. Write Cycle No. 2: $\overline{CE}$ Controlled [24, 25, 26]

Notes
24. The internal write time of the memory is defined by the overlap of $\overline{WE}$, $\overline{CE} = V_{IL}$, $\overline{BHE}$ and $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
25. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
26. If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
27. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3: $\overline{WE}$ Controlled, $\overline{OE}$ LOW [28, 29]

Figure 10. Write Cycle No. 4: $\overline{BHE}/\overline{BLE}$ Controlled, $\overline{OE}$ LOW [28]

Notes
28. If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
29. The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD}.
30. During this period, the I/Os are in output state and input signals should not be applied.

Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H[31]	X	X	X[31]	X[31]	High Z	Deselect/power-down	Standby (I_{SB})
L	X	X	H	H	High Z	Output disabled	Active (I_{CC})
L	H	L	L	L	Data out (I/O_0–I/O_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data out (I/O_0–I/O_7); I/O_8–I/O_{15} in High Z	Read	Active (I_{CC})
L	H	L	L	H	Data Out (I/O_8–I/O_{15}); I/O_0–I/O_7 in High Z	Read	Active (I_{CC})
L	H	H	L	L	High Z	Output disabled	Active (I_{CC})
L	H	H	H	L	High Z	Output disabled	Active (I_{CC})
L	H	H	L	H	High Z	Output disabled	Active (I_{CC})
L	L	X	L	L	Data in (I/O_0–I/O_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data in (I/O_0–I/O_7); I/O_8–I/O_{15} in High Z	Write	Active (I_{CC})
L	L	X	L	H	Data in (I/O_8–I/O_{15}); I/O_0–I/O_7 in High Z	Write	Active (I_{CC})

Note
31. Chip enable ($\overline{CE}$) and Byte enables ($\overline{BHE}$ and $\overline{BLE}$) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted.

Ordering Information

| Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	

Contact your local Cypress sales representative for availability of other parts

Ordering Code Definitions

CY 621 3 6 E V30 LL - 45 XX X I

Temperature Grade: I = Industrial
Pb-free
Package Type: XX = BV or ZS
BV = 48-ball VFBGA
ZS = 44-pin TSOP II
Speed Grade: 45 ns
Low Power
Voltage Range: 3 V typical
Process Technology: 90 nm
Bus width: 6 = × 16
Density: 3 = 2-Mbit
Family Code: 621 = MoBL SRAM family
Company ID: CY = Cypress

Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150

TOP VIEW

A1 CORNER

1 2 3 4 5 6

A
B
C
D
E
F
G
H

8.00±0.10

6.00±0.10

0.55 MAX.

0.25 C

0.26 MAX.

SEATING PLANE

C

0.21±0.05

0.10 C

1.00 MAX

BOTTOM VIEW

A1 CORNER

ø0.05 M C
ø0.25 M C A B
ø0.30±0.05(48X)

6 5 4 3 2 1

A
B
C
D
E
F
G
H

8.00±0.10

5.25

0.75

2.625

A

1.875

0.75

3.75

B

6.00±0.10

0.15(4X)

NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 *H

Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087

TOP VIEW

BOTTOM VIEW

EJECTOR MARK
(OPTIONAL)
CAN BE LOCATED
ANYWHERE IN THE
BOTTOM PKG

BASE PLANE

SEATING
PLANE

DIMENSION IN MM (INCH) MAX/MIN.

PKG WEIGHT: REFER TO PMDD SPEC

51-85087 *E

Acronyms

Acronym	Description
$\overline{\text{BLE}}$	Byte Low enable
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62136EV30 MoBL®, 2-Mbit (128K × 16) Static RAM Document Number: 38-05569				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	237432	AJU	See ECN	New data sheet.
*A	419988	RXU	See ECN	Changed status from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = f_{max} Changed I_{SB1} and I_{SB2} Typ. values from 0.7 μA to 1 μA and Max. values from 2.5 μA to 7 μA. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed V_{DR} from 1.5V to 1V on Page# 4. Changed I_{CCDR} from 2.5 μA to 3 μA. Added I_{CCDR} typical value. Changed t_{OHA}, t_{LZCE} and t_{LZWE} from 6 ns to 10 ns Changed t_{LZBE} from 6 ns to 5 ns Changed t_{LZOE} from 3 ns to 5 ns Changed t_{HZOE}, t_{HZCE}, t_{HZBE} and t_{HZWE} from 15 ns to 18 ns Changed t_{SCE}, t_{AW} and t_{BW} from 40 ns to 35 ns Changed t_{PWE} from 30 ns to 35 ns Changed t_{SD} from 20 ns to 25 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram.
*B	427817	NXR	See ECN	Minor change: Moved datasheet to external web
*C	2604685	VKN / PYRS	11/12/08	Added footnote 8 related to I_{SB2} and I_{CCDR} Added footnote 12 related to AC timing parameters
*D	3144174	RAME	01/17/2011	Added TOC Added Ordering Code Definitions under Ordering Information. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *F. Added Acronyms and Units of Measure. Converted all tablenotes into footnotes. Updated to new template.
*E	3284728	AJU	06/16/2011	Removed the Note "For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on http://www.cypress.com." in page 1 and its reference in Functional Description. Updated to new template.
*F	4102185	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 16. Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. Updated to new template.
*G	4354908	VINI	04/23/2014	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 29 and referred the same note in Figure 9. Completing Sunset Review.

Document History Page (continued)

Document Title: CY62136EV30 MoBL®, 2-Mbit (128K × 16) Static RAM **Document Number: 38-05569**				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*H	4540616	VINI	10/16/2014	Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential". Updated Switching Waveforms: Updated Note 29.
*I	4576475	VINI	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*J	5734096	VINI	05/11/2017	Updated Thermal Resistance: Updated details in "Test Conditions" column and updated all values in "48-ball BGA" and "44-pin TSOP II" columns. Updated to new template. Completing Sunset Review.

Document Number: 38-05569 Rev. *J

Page 17 of 18

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products		**PSoC® Solutions**
ARM® Cortex® Microcontrollers	cypress.com/arm	PSoC 1	PSoC 3	PSoC 4	PSoC 5LP
Automotive	cypress.com/automotive	**Cypress Developer Community**
Clocks & Buffers	cypress.com/clocks	Forums	WICED IOT Forums	Projects	Video	Blogs	Training	Components
Interface	cypress.com/interface	
Internet of Things	cypress.com/iot	**Technical Support**
Memory	cypress.com/memory	cypress.com/support
Microcontrollers	cypress.com/mcu	
PSoC	cypress.com/psoc	
Power Management ICs	cypress.com/pmic	
Touch Sensing	cypress.com/touch	
USB Controllers	cypress.com/usb	
Wireless Connectivity	cypress.com/wireless	

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cypress Semiconductor](#):
  [CY62136EV30LL-45BVXI](#) [CY62136EV30LL-45ZSXI](#)