

MB15F07SL

## ASSP Dual Serial Input PLL Frequency Synthesizer

The Cypress Semiconductor MB15F07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with two 1100 MHz prescalers. The two 1100 MHz prescalers have a dual modulus division ratio of 128/129 or 64/65 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15F07SL uses the latest BiCMOS process. As a result, the supply current is typically 5 mA at 2.7 V. A refined charge pump supplies a well-balanced output current of 1.5 mA or 6 mA. The charge pump current is selectable by serial data.

### Features

- High frequency operation : PL 1, 2: 1100 MHz Max
- Low power supply voltage:Vcc
   □ Ultra Low power supply current:Icc
   □ Icc = 5.5 mA Typ (Vcc = 3.0 V, Ta
   = +25°C, in PLL1, 2 locking state)
- Direct power saving function:Power supply current in power saving mode □ Typ 0.1  $\mu$ A (V<sub>cc</sub> = 3.0 V, Ta = +25°C), Max 10  $\mu$ A (V<sub>cc</sub> = 3.0 V)
- Dual modulus prescaler: 1100 MHz prescaler (64/65, 128/129)
- Serial input 14-bit programmable reference divider: R = 3 to 16,383
- Serial input programmable divider consisting of:
   Binary 7-bit swallow counter: 0 to 127
   Binary 11-bit programmable counter: 3 to 2,047
- Software selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: Ta = -40 to +85°C

٠



# MB15F07SL

### Contents

Pin Assignments	3
Pin Descriptions	4
Block Diagram	5
Absolute Maximum Ratings	6
Recommended Operating Conditions	6
Electrical Characteristics	7
Functional Description	9
Serial Data Input Timing1	3
Phase Comparator Output Waveform14	4
Measurment Circuit	
(For Measuring Input Sensitivity Fin/oscin)1	5

Typical Characteristics	16
Fin Input Sensitivity	16
OSCIN Input Sensitivity	17
Do Output Current (PLL1)	
Do Output Current (PLL2)	19
Fin Input Impedance	20
OSCIN Input Impedance	21
Reference Information	22
Application Example	24
Usage Precautions	25
Ordering Information	25
Package Dimensions	
Document History	27
Sales, Solutions, and Legal Information	28



### 1. Pin Assignments





### 2. Pin Descriptions

Pin no.	Pin	1/0	Descriptions
SSOP-16	name	1/0	Descriptions
1	GND <sub>2</sub>	_	Ground for PLL 2 section.
2	OSCIN	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
3	GND1	-	Ground for the PLL 1 section.
4	fin₁	I	Prescaler input pin for the PLL 1. Connection to an external VCO should be via AC coupling.
5	Vcc1	-	Power supply voltage input pin for the PLL 1 section.
6	LD/fout	0	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected by LDS bit in a serial data. LDS bit = "H" ; outputs fout signal LDS bit = "L" ; outputs LD signal
7	PS <sub>1</sub>	I	Power saving mode control for the PLL 1 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) PS <sub>1</sub> = "H" ; Normal mode PS <sub>1</sub> = "L" ; Power saving mode
8	Do <sub>1</sub>	0	Charge pump output for the PLL 1 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
9	Do <sub>2</sub>	0	Charge pump output for the PLL 2 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
10	PS <sub>2</sub>	I	Power saving mode control for the PLL 2 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) $PS_2 = "H"$ ; Normal mode $PS_2 = "L"$ ; Power saving mode
11	Xfin <sub>2</sub>	I	Prescaler complementary input for the PLL 2 section. This pin should be grounded via a capacitor.
12	Vcc2	-	Power supply voltage input pin for the PLL 2 section, the shift register and the oscillator input buffer. When power is OFF, latched data of PLL 2 is lost.
13	fin <sub>2</sub>	I	Prescaler input pin for the PLL 2. Connection to an external VCO should be via AC coupling.
14	LE	I	Load enable signal inpunt (with a schmitt trigger input buffer.) When the LE bit is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in the serial data.
15	Data	I	Serial data input (with a schmitt trigger input buffer.) Data is transferred to the corresponding latch (PLL 1-ref counter, PLL 1-prog. counter, PLL 2-ref. counter, PLL 2-prog. counter) according to the control bit in the serial data.
16	Clock	Ι	Clock input for the 23-bit shift register (with a schmitt trigger input buffer.) One bit of data is shifted into the shift register on a rising edge of the clock.



### 3. Block Diagram





### 4. Absolute Maximum Ratings

Paramotor	Symbol	Rat	ting	Unit	Pomark
Falameter	Symbol	Min	Max	Onit	Keinark
Power supply voltage	Vcc	-0.5	+4.0	V	
Input voltage	Vı	-0.5	Vcc+0.5	V	
Output voltage	Vo	GND	Vcc	V	
Storage temperature	Tstg	-55	+125	°C	

**Warning:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 5. Recommended Operating Conditions

Paramotor	Symbol		Value	Unit	Pomark	
Falameter	Symbol	Min	Тур	Max	Onic	Kennark
Power supply voltage	Vcc	2.4	3.0	3.6	V	
Input voltage	Vı	GND	-	Vcc	V	
Operating temperature	Та	-40	-	+85	°C	

**Warning:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



### 6. Electrical Characteristics

				<b>\</b>		,	
Deverent		Cumhal	Condition		Value		Unit
Paramete	er	Symbol	Condition	Min	Тур	Max	Unit
Power supply curre	ent*1	Icc*1	PLL 1, PLL 2 total, fin1 = fin2 = 1100 MHz, Vcc1 = Vcc2 = 2.7 V (Vcc1 = Vcc2 = 3.0 V)	-	5.0 (5.5)	_	mA
Power saving curre	ent	IPS	$PS_1 = PS_2 = "L"$	-	0.1* <sup>2</sup>	10	μA
	fin₁*³	fin₁	PLL 1	100	_	1100	MHz
Operating frequency	fin <sub>2</sub> *3	fin <sub>2</sub>	PLL 2	100	_	1100	MHz
noquonoy	OSCIN	fosc	_	3	_	40	MHz
	fin₁	Pfin₁	PLL 1, 50 $\Omega$ system	-15* <sup>8</sup>	_	+2	dBm
Input sensitivity	fin <sub>2</sub>	Pfin <sub>2</sub>	PLL 2, 50 $\Omega$ system	-15* <sup>8</sup>	_	+2	dBm
	OSCIN	Vosc	_	0.5		Vcc	Vp-p
"H" level input voltage	Data,	Vih	Schmitt trigger input	Vcc × 0.7 + 0.4	_	_	
"L" level input voltage	LE	VIL	Schmitt trigger input	_	_	$\begin{array}{c} V_{CC} \times 0.3 \\ -0.4 \end{array}$	
"H" level input voltage	H" level input oltage PS <sub>1</sub> ,		_	Vcc × 0.7	-	-	V
"L" level input voltage	PS <sub>2</sub>	VIL	_	-	_	$V_{\text{CC}}  imes 0.3$	V
"H" level input current	Data, Clock,	IIH*4	-	-1.0	-	+1.0	
"L" level input current	LE, PS1, PS2	IIL*4	-	-1.0	-	+1.0	μΑ
"H" level input current	080.0	Ін	-	0	-	+100	
"L" level input current		IL*4	-	-100	-	0	μΑ
"H" level output voltage	L D/fout	Vон	Vcc = 3.0 V, Іон = –1 mA	Vcc - 0.4	-	-	V
"L" level output voltage		Vol	Vcc = 3.0 V, IoL = 1 mA	-	-	0.4	
"H" level output voltage Do1		Vdoh	Vcc = 3.0 V, Іоон = -0.5 mA	Vcc - 0.4	-	-	V
"L" level output voltage	Do2	Vdol	Vcc = 3.0 V, IDOL = 0.5 mA	-	-	0.4	
Voltage       High impedance     Do1       cutoff current     Do2		IOFF	V <sub>CC</sub> = 3.0 V, V <sub>OFF</sub> = 0.5 V to V <sub>CC</sub> - 0.5 V	_	_	2.5	nA

(V<sub>cc</sub> = 2.4 V to 3.6 V, Ta = -40 to +85°C)

(Continued)



(Vcc = 2.4 to 3.6 V, Ta = -40 to +85°C)

Deremeter		Symbol	Com	dition		Unit				
Farameter		Symbol	Con	union	Min	Тур	Мах	Unit		
"H" level output current	L D/fout	Он*4	Vcc = 3.0 V		_	_	-1.0	m۵		
"L" level output current	ED/IOUt	OL*4	Vcc = 3.0 V		1.0	_	Ι	ШA		
"H" level output		I*4	$V_{cc} = 3.0 V,$	CS bit = "H"	-	-6.0	_			
current	Do <sub>1</sub>	IDOH.4	Ta = $+25^{\circ}C$	CS bit = "L"	-	-1.5	Ι	m۸		
"L" level output	Do <sub>2</sub>		$V_{cc} = 3.0 V,$	CS bit = "H"	_	6.0	_	ША		
current		IDOL	Ta = $+25^{\circ}C$	CS bit = "L"	_	1.5	_			
	Idol/Idoh	DOMT*5	$V_{DO} = V_{CC}/2$	-	_	3	_	%		
Charge pump current rate	vs V <sub>DO</sub>	DOVD*6	$0.5 V \le V_{DO} \le V_{DO}$	√cc – 0.5 V	—	10	-	%		
	vs Ta	DOTA*7	$-40^{\circ}C \le Ta \le Ta \le V_{DO} = V_{CC}/2$	+85°C,	_	10	_	%		

1 : Conditions; fosc = 12 MHz, Ta =  $+25^{\circ}$ C, in locking state.

2 :  $V_{CC1}$  =  $V_{CC2}$  = 3.0 V, fosc = 12.8 MHz, Ta = +25°C, in power saving mode.

3 : AC coupling. 1000pF capacitor is connected under the condition of minimum operating frequency.

4 : The symbol "–" (minus) means direction of current flow.

5 : Vcc = 3.0 V, Ta = +25°C ( $||_3| - ||_4|$ )/[( $||_3| + ||_4|$ )/2] × 100(%)

6 : Vcc = 3.0 V, Ta = +25°C  $[(|I_2| - |I_1|)/2]/[(|I_1| + |I_2|)/2] \times 100(\%)$  (Applied to each IDOL, IDOH)

7: Vcc = 3.0 V, [|IDO(+85°C) - IDO(-40°C)|/2]/[|IDO(+85°C) + IDO(-40°C)|/2] × 100(%) (Applied to each IDOL, IDOH)

8:		Prescaler divided ratio	Charge pump current	Vfin₁(min)
	fin₁	64/65	1.5 mA mode	–10 dBm
			6.0 mA mode	–10 dBm
		128/129	1.5 mA mode	–15 dBm
			6.0 mA mode	–15 dBm
		Prescaler divided ratio	Charge pump current	Vfin <sub>2</sub> (min)
	fin2	64/65	1.5 mA mode	–15 dBm
			6.0 mA mode	–10 dBm
		128/129	1.5 mA mode	–15 dBm
			6.0 mA mode	–15 dBm





### 7. Functional Description

The divide ratio can be calculated using the following equation: fvco = { $(M \times N) + A$ } × fosc ÷ R (A < N) fvco:Output frequency of external voltage controlled oscillator (VCO) M:Preset divide ratio of dual modulus prescaler (64 or 128 for PLL 1/PLL 2) N:Preset divide ratio of binary 11-bit programmable counter (3 to 2,047) A:Preset divide ratio of binary 7-bit swallow counter (0 ≤ A ≤ 127) fosc:Reference oscillation frequency R:Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

### Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of PLL 1/PLL 2 sections, programmable reference dividers of PLL 1/PLL 2 sections are controlled individually.

Serial data of binary data is entered through Data pin.

On rising edge of Clock, one bit of serial data is transferred into the shift register. When the LE signal is taken high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

#### Table 1. Control Bit

Cont	rol bit	Destination of sorial data						
CN1	CN2							
L	L	The programmable reference counter for the PLL 1						
Н	L	The programmable reference counter for the PLL 2						
L	Н	The programmable counter and the swallow counter for the PLL 1						
Н	Н	The programmable counter and the swallow counter for the PLL 2						

### **Shift Register Configuration**

	Pro	gran	nmal	ble R	lefer	ence	ο Οοι	Inter														
LSB ↓										Dat	ta Flo	w —			-						Ν	/ISB ↓
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	Т 1	Т 2	R 1	R 2	R 3	R 4	R 5	R 6	R 7	R 8	R 9	R 10	R 11	R 12	R 13	R 14	C S	х	x	x	x
	CN1 R1 to T1, T CS X NOT	, CN ο R14 Γ2 Έ: D	2 : 4 : ata i	Cor Divi Test Cha Dun	trol t de ra t purp arge p nmy with	bit ntio s bose bump bits ( MSE	etting bit curr Set "	g bits met s 0" or	for t selec "1")	he pr t bit	rogra	mma	ble r	efere	ence	coun	ter (3	s to 1	6,38	[Tal 3)[Ta [Tal [Tal	ble 1 ble 2 ble 3 ble 9	] ] ]



	Pro	gran	nmal	ole C	oun	ter																
LSB ↓										Dat	a Flov	N —										MSB ↓
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	L D S	S W 1/2	F C 1/2	A 1	A 2	A 3	A 4	A 5	A 6	A 7	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11
I       Z       S       1/2       1/2       1/2       Image: Second Sec																						
	F Ll N	C₁/F0 DS IOTE	C2 : : : Da	È Pha LD/t ita in	se c fout s put v	ontro signa vith N	l bit f l sele /ISB	for th ect bi first.	e pha it	ase o	detec	tór (I	PLL ′	1: FC	a, PL	L 2:	FC2)		[	Table Table	e 7] e 8]	

#### Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note : Divide ratio less than 3 is prohibited.

#### Table 3. Table 3. Test Purpose Bit Setting

T1	T2	LD/fout pin state
L	L	Outputs fr1.
Н	L	Outputs fr <sub>2</sub> .
L	Н	Outputs fp1.
Н	Н	Outputs fp <sub>2</sub> .

#### Table 4. Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
		•	•	•	•	•		•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note : Divide ratio less than 3 is prohibited.



#### Table 5. Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note : Divide ratio (A) range = 0 to 127

#### Table 6. Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler	PLL 1	64/65	128/129
divide ratio	PLL 2	64/65	128/129

#### Table 7. Phase Comparator Phase Switching Data Setting

	FC1, FC2 = "H"	FC1, FC2 = "L"		
	D01, D02			
fr > fp	Н	L		
fr = fp	Z	Z		
fr < fp	L	Н		
VCO polarity	(1)	(2)		



#### Notes: Z = High-impedance

Depending upon the VCO and LPF polarity, FC bit should be set.

### Table 8. LD/fout Output Select Data Setting

LDS	LD/fout output signal
Н	fout (fr1/fr2, fp1/fp2) signals
L	LD signal

#### Table 9. Charge Pump Current Setting

CS	Current value
Н	±6.0 mA
L	±1.5 mA



### Power Saving Mode (Intermittent Mode Control Circuit)

#### Table 10. PS Pin Setting

PS pin	Status
Н	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.

Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time. To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Notes :

- When power (Vcc) is first applied, the device must be in standby mode, PS = Low, for at least 1 μs.
- PS pins must be set at "L" for Power-ON.





### 8. Serial Data Input Timing



On rising edge of the clock, one bit of the data is transfered into the shift register.

Parameter	Min	Тур	Max	Unit
t1	20	-	-	ns
t2	20	-	-	ns
t3	30	-	-	ns
t4	30	-	-	ns

Parameter	Min	Тур	Мах	Unit
t5	100	-	-	ns
t <sub>6</sub>	20	-	-	ns
t7	100	-	-	ns

Note:LE should be "L" when the data is transferred into the shift register.



### 9. Phase Comparator Output Waveform



Notes:

- Phase error detection range =  $-2\pi$  to  $+2\pi$
- Pulses on Do1/2 signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is tw⊥ or less and continues to be so for three cycles or more.
   □ tw∪ and tw⊥ depend on OSCIN input frequency as follows.
   □ tw∪ ≥ 2/fosc: i. e. tw∪ ≥ 156.3 ns when fosc = 12.8 MHz
  - $\Box$  twu  $\leq$  4/fosc: i. e. twL  $\leq$  312.5 ns when fosc = 12.8 MHz





### 10. Measurment Circuit (For Measuring Input Sensitivity Fin/oscin)



### **11. Typical Characteristics**

### 11.1 Fin Input Sensitivity





### 11.2 OSCIN Input Sensitivity





### 11.3 Do Output Current (PLL1)





### 11.4 Do Output Current (PLL2)





### 11.5 Fin Input Impedance





### 11.6 OSCIN Input Impedance





### 12. Reference Information



SPAN 50.00 kHz

SWP 1.40 s

CENTER 1.005000 GHz

VBW 300 kHz

RBW 300 kHz



#### (Continued)





#### 12.1 Application Example





### 13. Usage Precautions

1. Vcc2 must equal Vcc1. Even if either PLL 2 or PLL 1 is not used, power must be supplied to both Vcc2 and Vcc1 to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.

 To protect against damage by electrostatic discharge, note the following handling precautions: Store and transport devices in conductive containers. Use properly grounded workstations, tools, and equipment. Turn off power before inserting or removing this device into or from a socket. Protect leads with conductive sheet, when transporting a board mounted device.

### 14. Ordering Information

Part number	Package	Remarks
MB15F07SLPFV1	16-pin plastic SSOP (FPT-16P-M05)	



### 15. Package Dimensions







### **Document History**

#### Spansion Publication Number: DS04-21361-4E

Documen Documer	Document Title: MB15F07SL ASSP Dual Serial Input PLL Frequency Synthesizer Document Number: 002-08435							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	-	TAOA	03/27/2012	Initial Release				
*A	5575639	TAOA	02/03/2017	Updated to Cypress Template				



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
Power Management ICs	cypress.com/pmin
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2000-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application on use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: <u>MB15F07SLPFV1-BND-EF-6E1</u> <u>MB15F07SLPFV1-BND-ER-6E1</u>