MB15E05SL

Single Serial Input PLL Frequency Synthesizer On-chip 2.0 GHz Prescaler

The Cypress MB15E05SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.0 GHz prescaler. The 2.0 GHz prescaler has a dual modulus division ratio of 64/65 or 128/129 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15E05SL uses the latest BiCMOS process, as a result the supply current is typically 3.0 mA at 2.7 V. A refined charge pump supplies well-balanced output currents of 1.5 mA and 6 mA. The charge pump current is selectable by serial data.

MB15E05SL is ideally suited for wireless mobile communications, such as GSM (Global System for Mobile Communications) and PCS.

Features

- High frequency operation: 2.0 GHz max
- Low power supply voltage: V_{CC} = 2.4 to 3.6 V
- Ultra Low power supply current:I_{CC} = 3.0 mA typ. (V_{CC} = Vp = 2.7 V, Ta = +25°C, in locking state)
  I_{CC} = 3.5 mA typ. (V_{CC} = Vp = 3.0 V, Ta = +25°C, in locking state)
- Direct power saving function:Power supply current in power saving mode
  Typ. 0.1 μA (V_{CC} = Vp = 3.0 V, Ta = +25°C), Max. 10 μA (V_{CC} = Vp = 3.0 V)
- Dual modulus prescaler: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: R = 3 to 16,383
- Serial input programmable divider consisting of:
  - Binary 7-bit swallow counter: 0 to 127
  - Binary 11-bit programmable counter: 3 to 2,047
- Software selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: Ta = –40 to +85°C
- Pin compatible with MB15E05, MB15E05L

Contents

Pin Assignments **3**
Pin Descriptions **4**
Block Diagram **5**
Absolute Maximum Ratings **6**
Recommended Operating Conditions **6**
Electrical Characteristics **7**
Functional Description **9**
Pulse Swallow Function 9
Serial Data Input 9
Do Output Control 12
Power Saving Mode (Intermittent Mode Control Circuit) 12
Serial Data Input Timing **13**
Phase Comparator Output Waveform **14**
Measurement Circuit (for Measuring Input Sensitivity fin/OSCIN) **15**
Typical Characteristics **16**
fin Input Sensitivity 16
OSCIN Input Sensitivity 16
Do Output Current 17
fin Input Impedance 18
OSCIN Input Impedance 18
Reference Information **19**
Application Example **21**
Usage Precautions **22**
Ordering Information **22**
Package Dimensions **23**
Document History **24**
Sales, Solutions, and Legal Information **25**

1. Pin Assignments

16-pin SSOP



(FPT-16P-M05)

2. Pin Descriptions

Pin no. SSOP	Pin name	I/O	Descriptions
1	OSC_{IN}	I	Programmable reference divider input. Connection to a TCXO.
2	OSC_{OUT}	O	Oscillator output.
3	V_P	–	Power supply voltage input for the charge pump.
4	V_{CC}	–	Power supply voltage input.
5	D_O	O	Charge pump output. Phase of the charge pump can be selected via programming of the FC bit.
6	GND	–	Ground.
7	Xfin	I	Prescaler complementary input, which should be grounded via a capacitor.
8	fin	I	Prescaler input. Connection to an external VCO should be done via AC coupling.
9	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.)
10	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.)
11	LE	I	Load enable signal input. (Open is prohibited.) When LE is set high, the data in the shift register is transferred to a latch according to the control bit in the serial data.
12	PS	I	Power saving mode control. This pin must be set at “L” at Power-ON. (Open is prohibited.) PS = “H”; Normal mode PS = “L”; Power saving mode
13	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = “H”; Normal Do output. ZC = “L”; Do becomes high impedance.
14	LD/fout	O	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected via programming of the LDS bit. LDS = “H”; outputs fout (fr/fp monitoring output) LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.)
15	ϕP	O	Phase comparator N-channel open drain output for an external charge pump. Phase can be selected via programming of the FC bit.
16	ϕR	O	Phase comparator CMOS output for an external charge pump. Phase can be selected via programming of the FC bit.

3. Block Diagram



4. Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		Unit	Remark
			Min.	Max.		
Power supply voltage	V_{CC}	–	–0.5	4.0	V	
	V_P	–	V_{CC}	6.0	V	
Input voltage	V_I	–	–0.5	V_{CC} +0.5	V	
Output voltage	V_O	Except Do	GND	V_{CC}	V	
	V_O	Do	GND	V_P	V	
Storage temperature	Tstg	–	–55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

5. Recommended Operating Conditions

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.4	3.0	3.6	V	
	V_P	V_{CC}	–	5.5	V	
Input voltage	V_I	GND	–	V_{CC}	V	
Operating temperature	Ta	–40	–	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

6. Electrical Characteristics

(V_{CC} = 2.4 to 3.6 V, Ta = –40 to +85°C)

Parameter		Symbol	Condition		Value			Unit
					Min.	Typ.	Max.	
Power supply current*1		I_{CC}	fin = 2000 MHz, V_{CC} = V_P = 2.7 V (V_{CC} = V_P = 3.0 V)		–	3.0 (3.5)	–	mA
Power saving current		I_{PS}	ZC = "H" or open		–	0.1*2	10	µA
Operating frequency	fin	f_{IN}	–		100	–	2000	MHz
	OSC_{IN}	fosc	–		3	–	40	MHz
Input sensitivity	fin*3	Pfin	50 Ω system (Refer to the measurement circuit.)		–15	–	+2	dBm
	OSC_{IN}*3	V_{OSC}	–		0.5	–	V_{CC}	Vp-p
"H" level input voltage	Data, Clock, LE, PS, ZC	V_{IH}	–		V_{CC} × 0.7	–	–	V
"L" level input voltage		V_{IL}	–		–	–	V_{CC} × 0.3	
"H" level input current	Data, Clock, LE, PS	I_{IH}*4	–		–1.0	–	+1.0	µA
"L" level input current		I_{IL}*4	–		–1.0	–	+1.0	
"H" level input current	OSC_{IN}	I_{IH}	–		0	–	+100	µA
"L" level input current		I_{IL}*4	–		–100	–	0	
"H" level input current	ZC	I_{IH}*4	–		–1.0	–	+1.0	µA
"L" level input current		I_{IL}*4	Pull up input		–100	–	0	
"L" level output voltage	ϕP	V_{OL}	Open drain output		–	–	0.4	V
"H" level output voltage	ϕR, LD/fout	V_{OH}	V_{CC} = V_P = 3.0 V, I_{OH} = –1 mA		V_{CC} – 0.4	–	–	V
"L" level output voltage		V_{OL}	V_{CC} = V_P = 3.0 V, I_{OL} = 1 mA		–	–	0.4	
"H" level output voltage	Do	V_{DOH}	V_{CC} = V_P = 3.0 V, I_{DOH} = –0.5 mA		V_P – 0.4	–	–	V
"L" level output voltage		V_{DOL}	V_{CC} = V_P = 3.0 V, I_{DOL} = 0.5 mA		–	–	0.4	
High impedance cutoff current	Do	I_{OFF}	V_{CC} = V_P = 3.0 V, V_{OFF} = 0.5 V to V_P – 0.5 V		–	–	2.5	nA
"L" level output current	ϕP	I_{OL}	Open drain output		1.0	–	–	mA
"H" level output current	ϕR, LD/fout	I_{OH}	–		–	–	–1.0	mA
"L" level output current		I_{OL}	–		1.0	–	–	
"H" level output current	Do	I_{DOH}*4	V_{CC} = 3 V, V_P = 3 V, V_{DO} = V_P/2, Ta = +25°C	CS bit = "H"	–	–6.0	–	mA
				CS bit = "L"	–	–1.5	–	
"L" level output current		I_{DOL}		CS bit = "H"	–	6.0	–	
				CS bit = "L"	–	1.5	–	
Charge pump current rate	I_{DOL}/I_{DOH}	I_{DOMT}*5	V_{DO} = V_P/2		–	3	–	%
	vs V_{DO}	I_{DOVD}*6	0.5 V ≤ V_{DO} ≤ V_P – 0.5 V		–	10	–	%
	vs Ta	I_{DOTA}*7	– 40°C ≤ Ta ≤ +85°C		–	10	–	%

*1: Conditions; fosc = 12 MHz, Ta = +25°C, in locking state.

*2: V_{CC} = V_P = 3.0 V, fosc = 12.8 MHz, Ta = +25°C, in power saving mode

*3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.

*4: The symbol “–” (minus) means direction of current flow.

*5: V_{CC} = V_P = 3.0 V, Ta = +25°C $(|I_3| - |I_4|) / [(|I_3| + |I_4|) /2] \times 100(\%)$

*6: V_{CC} = V_P = 3.0 V, Ta = +25°C $[(|I_2| - |I_1|) /2] / [(|I_1| + |I_2|) /2] \times 100(\%)$ (Applied to each I_{DOL}, I_{DOH})

*7: V_{CC} = V_P = 3.0 V, V_{DO} = V_P/2 $(|I_{DO(+85°C)} - I_{DO(-40°C)}| /2) / (|I_{DO(+85°C)} + I_{DO(-40°C)}| /2) \times 100(\%)$ (Applied to each I_{DOL}, I_{DOH})



7. Functional Description

7.1 Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$f_{VCO} = [(M \times N) + A] \times f_{OSC} \div R \quad (A < N)$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)
- f_{OSC} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)
- M : Preset divide ratio of modulus prescaler (64 or 128)

7.2 Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.
Binary serial data is entered through the Data pin.
One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE signal pin is taken high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

Control bit (CNT)	Destination of serial data
H	For the programmable reference divider
L	For the programmable divider

7.2.1 Shift Register Configuration

Programmable Reference Counter

LSB ↓ Data Flow → MSB ↓

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
CNT	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	SW	FC	LDS	CS

CNT	: Control bit	[Table 1]
R1 to R14	: Divide ratio setting bit for the programmable reference counter (3 to 16,383)	[Table 2]
SW	: Divide ratio setting bit for the prescaler (64/65 or 128/129)	[Table 5]
FC	: Phase control bit for the phase comparator	[Table 8]
LDS	: LD/f_{OUT} signal select bit	[Table 7]
CS	: Charge pump current select bit	[Table 6]

Note: Start data input with MSB first.

Programmable Counter

LSB ↓ Data Flow → MSB ↓

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
CNT	A1	A2	A3	A4	A5	A6	A7	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11

CNT : Control bit [Table 1]
N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) [Table 3]
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table 4]

Note: Data input with MSB first.

Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio(R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 3. Binary 11-bit Programmable Counter Data Setting

Divide ratio(N)	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
×	×	×	×	×	×	×	×	×	×	×	×
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 4. Binary 7-bit Swallow Counter Data Setting

Divide ratio(A)	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
×	×	×	×	×	×	×	×
127	1	1	1	1	1	1	1

Table 5. Prescaler Data Setting

SW	Prescaler divide ratio
H	64/65
L	128/129

Table 6. Charge Pump Current Setting

CS	Current value
H	±6.0 mA
L	±1.5 mA

Table 7. LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout signal
L	LD signal

7.2.2 Relation between the FC Input and Phase Characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_O) and the phase comparator output (ϕR, ϕP) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of D_O, ϕR, and ϕP is shown below.

Table 8. FC Bit Data Setting (LDS = "H")

	FC = High				FC = Low			
	D_O	ϕR	ϕP	LD/fout	D_O	ϕR	ϕP	LD/fout
$fr > f_P$	H	L	L	fout = fr	L	H	Z*	fout = fp
$fr < f_P$	L	H	Z*		H	L	L	
$fr = f_P$	Z*	L	Z*		Z*	L	Z*	

*: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.

- When the LPF and VCO characteristics are similar to (1), set FC bit high.
- When the VCO characteristics are similar to (2), set FC bit low.



7.3 Do Output Control

Table 9. ZC Pin Setting

ZC pin	Do output
H	Normal output
L	High impedance

7.4 Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the signal PLL, the lock detector, LD, remains high, indicating a locked condition.

Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: When power (V_{CC}) is first applied, the device must be in standby mode, PS = Low, for at least 1 μs.

Note: PS pin must be set “L” for Power-ON.



(1) PS = L (power saving mode) at Power ON
(2) Set serial data 1 μs later after power supply remains stable ($V_{CC} \geq 2.2$ V).
(3) Release power saving mode (PS: “L” → “H”) 100 ns later after setting serial data.

8. Serial Data Input Timing



On the rising edge of the clock, one bit of data is transferred into the shift register.

Parameter	Min.	Typ.	Max.	Unit
t_1	20	–	–	ns
t_2	20	–	–	ns
t_3	30	–	–	ns
t_4	30	–	–	ns

Parameter	Min.	Typ.	Max.	Unit
t_5	100	–	–	ns
t_6	20	–	–	ns
t_7	100	–	–	ns

Note: LE should be “L” when the data is transferred into the shift register.

9. Phase Comparator Output Waveform



Note:

- Phase error detection range: -2π to $+2\pi$
- Pulses on Do signal during locked state are output to prevent dead zone.
- LD output becomes low when phase is t_{WU} or more. LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
- t_{WU} and t_{WL} depend on OSC_{IN} input frequency.
  $t_{WU} \geq 2/fosc$ (s) (e. g. $t_{WU} \geq 156.3$ ns, fosc = 12.8 MHz)
  $t_{WU} \leq 4/fosc$ (s) (e. g. $t_{WL} \leq 312.5$ ns, fosc = 12.8 MHz)
- LD becomes high during the power saving mode (PS = "L").

10. Measurement Circuit (for Measuring Input Sensitivity fin/OSC_{IN})



11. Typical Characteristics

11.1 fin Input Sensitivity



11.2 OSC_{IN} Input Sensitivity



11.3 Do Output Current

1.5 mA mode



6.0 mA mode



11.4 fin Input Impedance



11.5 OSC_{IN} Input Impedance



12. Reference Information



PLL Reference Leakage



PLL Phase Noise



(Continued)

(Continued)

PLL Lock Up time

1607 MH→1631 MHz within ± 1 kHz
Lch→Hch 1.46 ms



500.0 µs/div

PLL Lock Up time

1631 MH→1607 MHz within ± 1 kHz
Hch→Lch 1.37 ms



500.0 µs/div



500.0 µs/div



500.0 µs/div

13. Application Example



V_P: 5.5 V Max

Note: In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is 100 kΩ (typ).)

14. Usage Precautions

To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting device into or removing device from a socket.
- Protect leads with a conductive sheet when transporting a board-mounted device.

15. Ordering Information

Part number	Package	Remarks
MB15E05SLPFV1	16-pin, Plastic SSOP (FPT-16P-M05)	

16. Package Dimensions

16-pin plastic SSOP		
	Lead pitch	0.65 mm
	Package width × package length	4.40 × 5.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.45mm MAX
	Weight	0.07g
(FPT-16P-M05)	Code (Reference)	P-SSOP16-4.4×5.0-0.65

16-pin plastic SSOP
(FPT-16P-M05)

Note 1) *1 : Resin protrusion. (Each side : +0.15 (.006) Max).
Note 2) *2 : These dimensions do not include resin protrusion.
Note 3) Pins width and pins thickness include plating thickness.
Note 4) Pins width do not include tie bar cutting remainder.



Dimensions in mm (inches).
Note: The values in parentheses are reference values.

Document History

Document Title: MB15E05SL Single Serial Input PLL Frequency Synthesizer On-chip 2.0 GHz Prescaler Document Number: 002-08433				
Revision	**ECN**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	–	TAOA	10/25/2011	Initial release.
*A	5567513	TAOA	01/06/2017	Migrated Spansion datasheet “DS04–21360–5E” into Cypress Template.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

MB15E05SLPFV1-G-ER-6E1 MB15E05SLPFV1-G-EFE1