



## **S1D13A05 LCD/USB Companion Chip**

# **S5U13A05P00C100 Evaluation Board User Manual**

**Document Number: X40A-G-014-01**

**Status: Rev 1.01**

**Issue Date: 2006/11/01**

© SEIKO EPSON CORPORATION 2006. All Rights Reserved.

Information in this document is subject to change without notice. You may download and use this document, but only for your own use in evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain material protected under U.S. and/or International Patent laws.

EPSON is a registered trademark of Seiko Epson Corporation. All other trademarks are the property of their respective owners.



# Table of Contents

<b>1</b>	<b>Introduction</b>	<b>5</b>
<b>2</b>	<b>Features</b>	<b>6</b>
<b>3</b>	<b>Installation and Configuration</b>	<b>7</b>
3.1	Configuration DIP Switches	.7
3.2	Configuration Jumpers	.9
<b>4</b>	<b>CPU Interface</b>	<b>11</b>
4.1	CPU Interface Pin Mapping	11
4.2	CPU Bus Connector Pin Mapping	12
<b>5</b>	<b>LCD Interface Pin Mapping</b>	<b>14</b>
<b>6</b>	<b>Technical Description</b>	<b>16</b>
6.1	PCI Bus Support	16
6.2	Direct Host Bus Interface Support	16
6.3	S1D13A05 Embedded Memory	16
6.4	Software Adjustable LCD Backlight Intensity Support Using PWM	16
6.5	LCD Panel Support	17
6.5.1	LCD Connector	17
6.5.2	Extended LCD Connector	17
6.5.3	TFT Type 3 Extended LCD Connector	18
6.6	USB Support	18
6.6.1	USB IRQ Support	18
6.7	External oscillator support for CLKI and CLKI2	18
6.8	External oscillator support for USBCLK	18
<b>7</b>	<b>References</b>	<b>19</b>
7.1	Documents	19
7.2	Document Sources	19
<b>8</b>	<b>Parts List</b>	<b>20</b>
<b>9</b>	<b>Schematics</b>	<b>22</b>
<b>10</b>	<b>Board Layout</b>	<b>28</b>
<b>11</b>	<b>Sales and Technical Support</b>	<b>30</b>
11.1	Epson Companion Chips (S1D13A05)	30
11.2	Ordering Information	30



---

# 1 Introduction

This manual describes the setup and operation of the S5U13A05P00C100 Evaluation Board. The board is designed as an evaluation platform for the S1D13A05 LCD/USB Companion Chip.

This user manual is updated as appropriate. Please check the Epson Research and Development Website at [www.erd.epson.com](http://www.erd.epson.com) for the latest revision of this document before beginning any development.

We appreciate your comments on our documentation. Please contact us via email at [documentation@erd.epson.com](mailto:documentation@erd.epson.com).

## 2 Features

Following are some features of the S5U13A05P00C100 Evaluation Board:

- 121-pin PFBGA S1D13A05 Embedded Memory LCD Controller with 256K bytes of embedded SRAM.
- PCI bus operation through onboard PCI bridge.
- CPU/Bus interface header strips for non-PCI bus operation.
- Configuration options.
- Software adjustable backlight intensity support using PWMOUT.
- 4/8-bit 3.3V or 5V single monochrome passive LCD panel support.
- 4/8/16-bit 3.3V or 5V single color passive LCD panel support.
- 9/12/18-bit 3.3V or 5V active matrix TFT LCD panel support.
- Direct interface for 18-bit Sharp HR-TFT LCD panel support.
- Direct interface for 18-bit Casio TFT LCD panel support.
- Direct interface for 18-bit TFT Type 2 LCD panel support
- Direct interface for 18-bit TFT Type 3 LCD panel support
- Direct interface for 18-bit TFT Type 4 (Epson ND-TFD) LCD panel support.
- Connector for USB client support.
- Oscillators for CLKI and CLKI2.

### 3 Installation and Configuration

The S5U13A05P00C100 is designed to support as many platforms as possible. The S5U13A05P00C100 incorporates a DIP switch and three jumpers which allow both the evaluation board and the S1D13A05 LCD controller to be configured for a specified evaluation platform.

#### 3.1 Configuration DIP Switches

The S1D13A05 has seven configuration inputs (CNF[6:0]) which are read on the rising edge of RESET#. In order to configure the S1D13A05 for multiple Host Bus Interfaces an eight-position DIP switch (SW1) is required. The following figure shows the location of DIP switch SW1 on the S5U13A05P00C100.




Figure 3-1: Configuration DIP Switch (SW1) Location

All S1D13A05 configuration inputs are fully configurable using the eight position DIP switch as described below.

Table 3-1: Configuration DIP Switch Settings

Switch (SW1)	S1D13A05 Signal	Value on this pin at rising edge of RESET# is used to configure:				
		Closed (On/1)		Open (Off/0)		
SW1-5, SW1-[3:1]	CNF4, CNF[2:0]	Select host bus interface as follows:				
		<b>CNF4</b>	<b>CNF2</b>	<b>CNF1</b>	<b>CNF0</b>	<b>Host Bus Interface</b>
		1	0	0	0	SH-4/SH-3 interface, Big Endian
		0	0	0	0	SH-4/SH-3 interface, Little Endian
		1	0	0	1	MC68K #1, Big Endian
		0	0	0	1	Reserved
		1	0	1	0	MC68K #2, Big Endian
		0	0	1	0	Reserved
		1	0	1	1	Generic #1, Big Endian
		0	0	1	1	Generic #1, Little Endian
		1	1	0	0	Reserved
		0	1	0	0	Generic #2, Little Endian
		1	1	0	1	RedCap 2, Big Endian
		0	1	0	1	Reserved
		1	1	1	0	DragonBall, Big Endian
0	1	1	0	Reserved		
X	1	1	1	Reserved		
SW1-4	CNF3	Reserved. Must be set to 1.				
SW1-6	CNF5	WAIT# is active high		WAIT# is active low		
SW1-7	CNF6	CLKI to BCLK Divide ratio 2:1		CLKI to BCLK divide ratio 1:1		
SW1-8	-	Disable PCI bridge for non-PCI host		Enable PCI bridge for PCI host		

= Required settings when using the PCI Bridge FPGA



## 3.2 Configuration Jumpers

The S5U13A05P00C100 has three jumper blocks which configure various settings on the board. The jumper positions for each function are shown below.

Table 3-2: Jumper Summary

Jumper	Function	Position 1-2	Position 2-3	No Jumper
JP3	LCD Panel Voltage	+3.3V LCDVCC	+5V LCDVCC	—
JP4	PCI_IRQ Disable	Enable USB IRQ on PCI	—	Disable USB IRQ on PCI
JP5	GP00 Polarity on H3	Normal (Active High)	Inverted (Active Low)	GP00 not sent to H3

= recommended settings

### JP3 - LCD Panel Voltage

JP3 selects the voltage level to the LCD panel.

When the jumper is at position 1-2, the voltage level is +3.3V (default setting).

When the jumper is at position 2-3, the voltage level is +5.0V.

#### Note

When configured for Sharp HR-TFT, JP3 and JP5 must be set to position 1-2.





Figure 3-2: Configuration Jumper (JP3) Location

**JP4 - PCI\_IRQ Enable**

JP4 selects whether the USB IRQ on PCI is enabled or disabled.

When the jumper is at position 1-2, the USB IRQ on PCI is enabled (default setting).

When no jumper is installed, the USB IRQ on PCI is disabled.



*Figure 3-3: Configuration Jumper (JP4) Location*


**JP5 - GPO0 Polarity on H3**

JP5 selects the polarity of the GPO0 signal available on the TFT Type 3 Extended LCD Connector H3.

When the jumper is at position 1-2, the GPO0 signal is sent directly (active high) to H3 (default setting).

When the jumper is at position 2-3, the GPO0 signal is inverted and then sent (active low) to H3.

When no jumper is installed, GPO0 is not sent to H3.



*Figure 3-4: Configuration Jumper (JP5) Location*

## 4 CPU Interface

### 4.1 CPU Interface Pin Mapping

Table 4-1: Host Bus Interface Pin Mapping

S1D13A05 Pin Name	Generic #1	Generic #2	Hitachi SH-3/SH-4	Motorola MC68K #1	Motorola MC68K #2	Motorola REDCAP2	Motorola MC68EZ328/ MC68VZ328 DragonBall
AB[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]	A[17:1]
AB0	A0 <sup>1</sup>	A0	A0 <sup>1</sup>	LDS#	A0	A0 <sup>1</sup>	A0 <sup>1</sup>
DB[15:0]	D[15:0]	D[15:0]	D[15:0]	D[15:0]	D[15:0] <sup>2</sup>	D[15:0]	D[15:0]
CS#	External Decode		CSn#	External Decode		$\overline{CSn}$	$\overline{CSX}$
M/R#	External Decode						
CLKI	BUSCLK	BUSCLK	CKIO	CLK	CLK	CLK	CLKO
BS#	Connected to IOV <sub>DD</sub> <sup>3</sup>		BS#	AS#	AS#	Connected to IOV <sub>DD</sub> <sup>3</sup>	
RD/WR#	RD1#	Connected to IOV <sub>DD</sub> <sup>3</sup>	RD/WR#	R/W#	R/W#	$R/\overline{W}$	Connected to IOV <sub>DD</sub> <sup>3</sup>
RD#	RD0#	RD#	RD#	Connected to IOV <sub>DD</sub> <sup>3</sup>	SIZ1	$\overline{OE}$	$\overline{OE}$
WE0#	WE0#	WE#	WE0#	Connected to IOV <sub>DD</sub> <sup>3</sup>	SIZ0	$\overline{EB1}$	$\overline{LWE}$
WE1#	WE1#	BHE#	WE1#	UDS#	DS#	$\overline{EB0}$	$\overline{UWE}$
WAIT#	WAIT#	WAIT#	WAIT#/ RDY#	DTACK#	DSACK1#	N/A	$\overline{DTACK}$
RESET#	RESET#	RESET#	RESET#	RESET#	RESET#	$\overline{RESET\_OUT}$	$\overline{RESET}$

**Note**

- <sup>1</sup> A0 for these bus interfaces is not used internally by the S1D13A05 and should be connected to V<sub>SS</sub>.
- <sup>2</sup> If the target MC68K bus is 32-bit, then these signals should be connected to D[31:16].
- <sup>3</sup> These pins are not used in their corresponding host interface mode. Systems are responsible for externally connecting them to IO V<sub>DD</sub>.

## 4.2 CPU Bus Connector Pin Mapping

Table 4-2: CPU Bus Connector (H4) Pinout

Connector Pin No.	Comments
1	Connected to DB0 of the S1D13A05
2	Connected to DB1 of the S1D13A05
3	Connected to DB2 of the S1D13A05
4	Connected to DB3 of the S1D13A05
5	Ground
6	Ground
7	Connected to DB4 of the S1D13A05
8	Connected to DB5 of the S1D13A05
9	Connected to DB6 of the S1D13A05
10	Connected to DB7 of the S1D13A05
11	Ground
12	Ground
13	Connected to DB8 of the S1D13A05
14	Connected to DB9 of the S1D13A05
15	Connected to DB10 of the S1D13A05
16	Connected to DB11 of the S1D13A05
17	Ground
18	Ground
19	Connected to DB12 of the S1D13A05
20	Connected to DB13 of the S1D13A05
21	Connected to DB14 of the S1D13A05
22	Connected to DB15 of the S1D13A05
23	Connected to RESET# of the S1D13A05
24	Ground
25	Ground
26	Ground
27	+12 volt supply
28	+12 volt supply
29	Connected to WE0# of the S1D13A05
30	Connected to WAIT# of the S1D13A05
31	Connected to CS# of the S1D13A05
32	Connected to MR# of the S1D13A05
33	Connected to WE1# of the S1D13A05
34	Connected to +3.3V

Table 4-3: CPU Bus Connector (H5) Pinout

Connector Pin No.	Comments
1	Connected to AB0 of the S1D13A05
2	Connected to AB1 of the S1D13A05
3	Connected to AB2 of the S1D13A05
4	Connected to AB3 of the S1D13A05
5	Connected to AB4 of the S1D13A05
6	Connected to AB5 of the S1D13A05
7	Connected to AB6 of the S1D13A05
8	Connected to AB7 of the S1D13A05
9	Ground
10	Ground
11	Connected to AB8 of the S1D13A05
12	Connected to AB9 of the S1D13A05
13	Connected to AB10 of the S1D13A05
14	Connected to AB11 of the S1D13A05
15	Connected to AB12 of the S1D13A05
16	Connected to AB13 of the S1D13A05
17	Ground
18	Ground
19	Connected to AB14 of the S1D13A05
20	Connected to AB15 of the S1D13A05
21	Connected to AB16 of the S1D13A05
22	Connected to AB17 of the S1D13A05
23	Not connected
24	Not connected
25	Ground
26	Ground
27	+5 volt supply
28	+5 volt supply
29	Connected to RD/WR# of the S1D13A05
30	Connected to BS# of the S1D13A05
31	Connected to BUSCLK of the S1D13A05
32	Connected to RD# of the S1D13A05
33	Not connected
34	Not connected

## 5 LCD Interface Pin Mapping

Table 5-1: LCD Connector (H1)

Pin Name	H1 Pin No.	Monochrome Passive Panel		Color Passive Panel				Color TFT Panel							
		Single		Single				Others			Sharp HR-TFT	Casio TFT	TFT Type 2	TFT Type 3	TFT Type 4
		4-bit	8-bit	4-bit	8-bit	8-bit	16-Bit	9-bit	12-bit	18-bit	18-bit	18-bit	18-bit	18-bit	18-bit
FPDAT0	1	driven 0	D0	driven 0	D0 (B5) <sup>1</sup>	D0 (G3) <sup>1</sup>	D0 (R6) <sup>1</sup>	R2	R3	R5	R5	R5	R5	R5	R5
FPDAT1	3	driven 0	D1	driven 0	D1 (R5) <sup>1</sup>	D1 (R3) <sup>1</sup>	D1 (G5) <sup>1</sup>	R1	R2	R4	R4	R4	R4	R4	R4
FPDAT2	5	driven 0	D2	driven 0	D2 (G4) <sup>1</sup>	D2 (B2) <sup>1</sup>	D2 (B4) <sup>1</sup>	R0	R1	R3	R3	R3	R3	R3	R3
FPDAT3	7	driven 0	D3	driven 0	D3 (B3) <sup>1</sup>	D3 (G2) <sup>1</sup>	D3 (R4) <sup>1</sup>	G2	G3	G5	G5	G5	G5	G5	G5
FPDAT4	9	D0	D4	D0 (R2) <sup>1</sup>	D4 (R3) <sup>1</sup>	D4 (R2) <sup>1</sup>	D8 (B5) <sup>1</sup>	G1	G2	G4	G4	G4	G4	G4	G4
FPDAT5	11	D1	D5	D1 (B1) <sup>1</sup>	D5 (G2) <sup>1</sup>	D5 (B1) <sup>1</sup>	D9 (R5) <sup>1</sup>	G0	G1	G3	G3	G3	G3	G3	G3
FPDAT6	13	D2	D6	D2 (G1) <sup>1</sup>	D6 (B1) <sup>1</sup>	D6 (G1) <sup>1</sup>	D10 (G4) <sup>1</sup>	B2	B3	B5	B5	B5	B5	B5	B5
FPDAT7	15	D3	D7	D3 (R1) <sup>1</sup>	D7 (R1) <sup>1</sup>	D7 (R1) <sup>1</sup>	D11 (B3) <sup>1</sup>	B1	B2	B4	B4	B4	B4	B4	B4
FPDAT8	17	driven 0	driven 0	driven 0	driven 0	driven 0	D4 (G3) <sup>1</sup>	B0	B1	B3	B3	B3	B3	B3	B3
FPDAT9	19	driven 0	driven 0	driven 0	driven 0	driven 0	D5 (B2) <sup>1</sup>	driven 0	R0	R2	R2	R2	R2	R2	R2
FPDAT10	21	driven 0	driven 0	driven 0	driven 0	driven 0	D6 (R2) <sup>1</sup>	driven 0	driven 0	R1	R1	R1	R1	R1	R1
FPDAT11	23	driven 0	driven 0	driven 0	driven 0	driven 0	D7 (G1) <sup>1</sup>	driven 0	driven 0	R0	R0	R0	R0	R0	R0
FPDAT12	25	driven 0	driven 0	driven 0	driven 0	driven 0	D12 (R3) <sup>1</sup>	driven 0	G0	G2	G2	G2	G2	G2	G2
FPDAT13	27	driven 0	driven 0	driven 0	driven 0	driven 0	D13 (G2) <sup>1</sup>	driven 0	driven 0	G1	G1	G1	G1	G1	G1
FPDAT14	29	driven 0	driven 0	driven 0	driven 0	driven 0	D14 (B1) <sup>1</sup>	driven 0	driven 0	G0	G0	G0	G0	G0	G0
FPDAT15	31	driven 0	driven 0	driven 0	driven 0	driven 0	D15 (R1) <sup>1</sup>	driven 0	B0	B2	B2	B2	B2	B2	B2
FPDAT16	4	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	B1	B1	B1	B1	B1	B1
FPDAT17	6	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	driven 0	B0	B0	B0	B0	B0	B0
FPSHIFT	33	FPSHIFT									DCLK	CLK	CLK	CPH	FPSHIFT
DRDY	35 & 38	MOD			FPSHIFT2	MOD		DRDY			driven 0	no connect	INV	INV	DRDY
FPLINE	37	FPLINE									LP	GPCK	STB	LP	FPLINE
FPFRAME	39	FPFRAME									SPS	GSRT	STV	STV	FPFRAME
GND	2, 8, 14, 20, 26	GND													
PWMOUT	28	PWMOUT													
N/C	30	Not connected													
LCDVCC	32	LCDVCC (3.3V or 5V)													
+12V	34	+12V													
N/C	36	Not Connected													
GPO0 <sup>2</sup>	40	GPO0 (for controlling on-board LCD bias power supply on/off)													

### Note

<sup>1</sup> These pin mappings use signal names commonly used for each panel type, however signal names may differ between panel manufacturers. The values shown in brackets represent the color components as mapped to the corresponding FPDATxx signals at the first valid edge of FPSHIFT. For further FPDATxx to LCD interface mapping, see *S1D13A05 Hardware Functional Specification*, document number X40A-A-001-xx.

<sup>2</sup> GPO0 can be inverted on H1 by setting JP5 to 2-3.

Table 5-2: Extended LCD Connector (H2)

Pin Name	H2 Pin No.	Mono Passive Panels	Color Passive Panels	Color TFT Panel						USB <sup>2</sup>		
				Others			Sharp HR-TFT <sup>1</sup>	Casio TFT <sup>1</sup>	TFT Type 2 <sup>1</sup>		TFT Type 3 <sup>1</sup>	TFT Type 4
				9-bit	12-bit	18-bit	18-bit	18-bit	18-bit		18-bit	18-bit
GPIO0	1			GPIO0			PS	POL	VCLK	CPV	GPIO0	GPIO0
GPIO1	3			GPIO1			CLS	GRES	AP	OE	GPIO1	GPIO1
GPIO2	5			GPIO2			REV	FRP	POL	POL	GPIO2	GPIO2
GPIO3	7			GPIO3			SPL	STH	STH	EIO	GPIO3	GPIO3
GPIO4	9						GPIO4					USBPUP
GPIO5	11						GPIO5					USBDETECT
GPIO6	13						GPIO6					USBDM
GPIO7	15						GPIO7					USBDP
GND	2, 4, 6, 8, 10, 12, 14, 16						GND					

**Note**

<sup>1</sup> If a panel type requiring extra control signals is selected (REG[0Ch] or REG[48h]), GPIO[3:0] are used for the required signals. This leaves GPIO[7:4] available for USB support or as GPIOs.

<sup>2</sup> If USB support is enabled (REG[4000h] bit 7 = 1b), GPIO[7:4] are used by the USB interface. GPIO[3:0] remain available for extended panel interface support (HR-TFT, Casio or Type 2/3/4 TFT) or as GPIOs.

Table 5-3: TFT Type 3 Extended LCD Connector (H3)

Pin Name	H3 Pin number	TFT Type 3	All Other LCD Display Modes
GPO0	1	GPO0	GPO0
GPO1	3	VCOM	GPO1
GPO2	5	XOEV	GPO2
GPO3	7	CMD	GPO3
GPO4	9	PCLK1	GPO4
GPO5	11	PCLK2	GPO5
GPO6	13	XRESH	GPO6
GPO7	15	XRESV	GPO7
GPO8	17	XOHV	GPO8
GPO9	19	XSTBY	GPO9
GPO10	21	PMDE	GPO10
NC	23		-
NC	25		-
GND	2-26 Even Numbers		GND

## 6 Technical Description

### 6.1 PCI Bus Support

The S1D13A05 **does not** have on-chip PCI bus interface support. The S1D13A05P00C100 uses the on-board PCI Bridge FPGA to support the PCI bus.

### 6.2 Direct Host Bus Interface Support

The S5U13A05P00C100 is specifically designed to work using the PCI Bridge FPGA in a standard PCI bus environment. However, the S1D13A05 directly supports many other host bus interfaces. Connectors H4 and H5 provide the necessary IO pins to interface to these host buses. For further information on the host bus interfaces supported, see “CPU Interface” on page 11.

#### Note

If a direct host bus interface is used, the PCI Bridge FPGA must be disabled using SW1-8.

### 6.3 S1D13A05 Embedded Memory

The S1D13A05 has 256K bytes of embedded SRAM. The 256K byte display buffer address space is directly and contiguously available through the 18-bit address bus.

### 6.4 Software Adjustable LCD Backlight Intensity Support Using PWM

The S1D13A05 provides Pulse Width Modulation output on PWMOUT. PWMOUT can be used to control LCD panels which support PWM control of the backlight inverter. The PWMOUT signal is provided on LCD Connector H1.



## 6.5 LCD Panel Support

The S1D13A05 directly supports:

- Single-panel, single drive passive displays.
  - 4/8-bit monochrome interface.
  - 4/8/16-bit color interface.
- Active Matrix TFT interface.
  - 9/12/18-bit interface.
- Direct support for 18-bit Sharp HR-TFT LCD panel.
- Direct support for 18-bit Casio TFT LCD panel.
- Direct support for 18-bit TFT Type 2 LCD panel.
- Direct support for 18-bit TFT Type 3 LCD panel.
- Direct support for 18-bit TFT Type 4 (Epson ND-TFD) LCD panel.

All the necessary signals are provided on the 40-pin LCD Connector H1, 16-pin Extended LCD Connector H2, and the 26-pin TFT Type 3 Extended LCD Connector H3. For detailed connection information, see Section 5, “LCD Interface Pin Mapping” on page 14.

S5U13A05P00C100 does not provide a power supply for the LCD bias voltage needed by Passive LCD panels. An external power supply is required to provide the bias LCD voltage to the LCD panel.

### 6.5.1 LCD Connector

The LCD Connector H1 provides all LCD panel signals required for Active Matrix TFT. For Passive LCD panels, all the signals are provided except the LCD bias voltage (an external power supply for the LCD bias voltage is required for Passive LCD panels). These signals are buffered to either a 3.3V level or a 5.0V level depending on the setting of JP3. See Table 3-2: “Jumper Summary” on page 9.

### 6.5.2 Extended LCD Connector

The S1D13A05 directly supports several extended panel types such as the Sharp 18-bit HR-TFT, Casio TFT and compatible panels. The Extended LCD Connector H2 provides the extra signals required to support these panels. The signals on this connector are provided directly from the S1D13A05 without any buffering and are 3.3V signals.

### 6.5.3 TFT Type 3 Extended LCD Connector

The S1D13A05 directly supports 18-bit TFT Type 3 compatible panels. The TFT Type 3 Extended LCD Connector H3 provides the extra signals required to support panels compatible with the specified timings. The signals on this connector are provided directly from the S1D13A05 without any buffering and are 3.3V signals.

## 6.6 USB Support

The S1D13A05 USB controller provides a Revision 1.1 compliant USB client. The S1D13A05 acts as a USB device and connects to an upstream hub or USB host through connector J1 on the S5U13A05P00C100 evaluation board. Clamping diodes have been added to protect the USB bus from ESD and shorting.

### 6.6.1 USB IRQ Support

The S1D13A05 supports interrupts using the output pin, IRQ. In order to support interrupts from the USB client of the S1D13A05, the S5U13A05P00C100 evaluation board connects IRQ to PCI interrupt INTA# from the PCI slot. The IRQ pin output to the PCI bus can be disabled by removing jumper JP4.

## 6.7 External oscillator support for CLKI and CLKI2

The S1D13A05 uses CLKI and CLKI2 signals provided by two +3.3V oscillator. The oscillator are mounted in 14-pin DIP sockets on the board.

## 6.8 External oscillator support for USBCLK

The S1D13A05 can use a 48MHz oscillator for the USBCLK source, instead of the USB crystal oscillating circuit. A +3.3V supplied 14-pin DIP package sized oscillator slot is present on the board.

### Note

The board supports either an external crystal or an external oscillator for USB functionality. Only one can be enabled at a time. If an external crystal is used for the clock source for the USB module, the USBCLK input needs to be disabled by using a pull-down resistor and removing the oscillator or clock source. If an oscillator or another type of clock external source is used, USBOSCI needs to be disabled by using a pull-down resistor and disabling or removing the crystal oscillator circuitry.

---

## 7 References

### 7.1 Documents

- Epson Research and Development, Inc., *S1D13A05 Hardware Functional Specification*, document number X40A-A-001-xx.
- Epson Research and Development, Inc., *S1D13A05 Programming Notes and Examples*, document number X40A-G-003-xx.

### 7.2 Document Sources

- Epson Research and Development: <http://www.erd.epson.com>.

## 8 Parts List

Table 8-1: Parts List

Item	Qty	Reference	Part	Description	Manufacturer / Part No. / Assembly Instructions
1	19	C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C13,C15,C18,C19,C22,C24,C28,C31,C33,C35,C36,C37,C38	0.1uF	CAP 0.10UF 16V CERAMIC X7R 0805	KEMET C0805C104K4RACTU or equivalent capacitor. Do not populate C11, C12, C13, C15, C24, C28
2	2	C20,C21	6.8pF	6.8PF 50V CERM CHIP CAP SMD 1206	Panasonic ECU-V1H6R8DCM or equivalent capacitor
3	5	C23,C29,C32,C34,C49,C50,C51	68uF 10V	Tantalum D-Size, 68uF,10V, +/-10%	Kemet T491D686K010AS (altern -Panasonic ECST1AD686R (Digikey)). Do not populate C23, C29.
4	9	C39,C40,C41,C42,C43,C44,C45,C46,C47	0.22uF	Ceramic Chip 0.22uF, 50V, X7R +/-5%, 1206 pckg	Kemet C1206C224J5RAC or equivalent capacitor
5	2	C48, C52	33uF 20V	Tantalum D-Size, 33uF,20V, +/-10%	Kemet T491D336K020AS (altern -Panasonic ECST1AD686R (Digikey))
6	2	D1, D2	BAV99	Ultra high-speed switching diode	Rohm BAV99
7	1	H1	HEADER 20X2	20x2, shrouded header, keyed, straight	Samtec TST-120-01-G-D
8	1	H2	HEADER 8X2	8x2, shrouded header, keyed, straight	Samtec TST-108-01-G-D
9	1	H3	HEADER 13X2	13x2, shrouded header, keyed, straight	Samtec TST-113-01-G-D
10	2	H5, H4	HEADER 17X2	17x2, 0.1" pitch, .025" sq. unshrouded header	Thomas&Betts P/N:609-3407 (altern. Samtec TSW-117-05-G-D) or equiv.
11	2	JP3,JP5	HEADER 3	3x1, 0.1" pitch unshrouded header	
12	1	JP4	HEADER 2	2x1, 0.1" pitch unshrouded header	
13	1	J1	USB B Connector	Right Angle, Type B USB Connector	AMP 787780-1
14	1	L2	Ferrite	Ferrite Bead	Steward 28F0181-ISR-10 (Digikey P/N: 240-2511-1-ND)
15	13	R1,R2,R3,R4,R5,R6,R7,R9,R29, R32,R33,R34,R35	15K 5%	0805 Resistor, 15K, 5%	
16	0	R12	15K 5%	0805 Resistor, 15K, 5%	Do not populate.
17	1	R10	1M 0805	0805 Resistor, 1M, 1%	
18	1	R11	470R 0805	0805 Resistor, 470R, 1%	
19	3	R30,R31,R36	1K 5%	1206 Resistor, 1K, 5%	
20	1	R28	100K 5%	1206 Resistor, 100K, 5%	
21	1	R22	1.5K 1%	1206 Resistor, 1.5K, 1%	

Table 8-1: Parts List

Item	Qty	Reference	Part	Description	Manufacturer / Part No. / Assembly Instructions
22	1	R23	150K 1%	1206 Resistor, 150K, 1%	
23	2	R27,R24	301K 1%	1206 Resistor, 301K, 1%	
24	2	R26,R25	20 1%	1206 Resistor 20 Ohm, 1%	
25	1	SW1	SW DIP-8	Dip Switch 8-Position	
26	0	SW2	SW DIP-4	Dip Switch 4-Position	Do not populate.
27	0	TP1	HEADER 1	1x1, 0.1" pitch unshrouded header	Do not populate.
28	1	U1	S1D13A05B00B	121 pin PFBGA 13A05 LCD Controller	
29	3	U5,U6,U7	Test Socket	14 pin narrow DIP, screw machine socket	
30	1	U11	ADP3338AKCZ-2.5RL7	2.5V fixed voltage regulator, SOT-223	Analog Devices ADP3338AKCZ-2.5RL7 (Digikey P/N: ADP3338AKCZ-2.5RL7CT-ND)
31	1	U12	LT1117CM-3.3	3.3V fixed voltage regulator, 3 Lead Plastic DD	Linear Technology LT1117CM-3.3
32	3	U13,U15,U16	74HCT244	Buffer, SO-20 package	TI74HCT244 or equivalent
33	1	U14	74AHC1G125/SOT-23	Single Bus Buffer Gate With 3-State Output	Texas Instruments SN74AHC1G125DBVR
34	1	U17	EPF6016TC144-2	TQFP 144 pin FLEX 6000 FPGA	Altera EPF6016TC144-2
35	1	(U18)	EPC1PI8N	8-pin DIP package, OTP EPROM (Socketed)	Altera EPC1PI8N, Socketed
36	1	U18	Socket	8-pin narrow DIP, screw machine socket	Socket for U18
37	1	Y2	48MHz	48MHz SMD XTAL	EPSON FA-238 Series 48MHz Fundamental Crystal
38	3	(JP3-JP5)	Shunts	Jumper Shunts	
39	1	Z1	PCI bracket	PCI bracket with slot for USB Type B conn	
40	2	Z2	Pan Head Screw	Screw, pan head, #4-40 x 1/4"	
41	2	Resistor SMD 0805 0ohm	0	0805 Resistor, 0 ohm	
42	1	(U6)	50MHz	Oscillator DIP14, 50MHz	Epson SG8002DB, 50MHz, socketed
43	1	(U7)	6.5MHz	Oscillator DIP14, 6.5MHz	Epson SG8002DB, 6.5MHz, socketed

# 9 Schematics




Figure 9-1: SID13A05P00C100 Schematics (1 of 6)




Figure 9-2: SID13A05P00C100 Schematics (2 of 6)




Figure 9-3: S1D13A05P00C100 Schematics (3 of 6)






Figure 9-4: SID13A05P00C100 Schematics (4 of 6)




Figure 9-5: SID13A05P00C100 Schematics (5 of 6)




Figure 9-6: SID13A05P00C100 Schematics (6 of 6)

# 10 Board Layout




Figure 10-1: S5U13A05P00C100 Board Layout (Top View)




Figure 10-2: S5U13A05P00C100 Board Layout (Bottom View)

# 11 Sales and Technical Support

## 11.1 Epson Companion Chips (S1D13A05)

### Japan

Seiko Epson Corporation  
IC International Sales Group  
421-8, Hino, Hino-shi  
Tokyo 191-8501, Japan  
Tel: 042-587-5812  
Fax: 042-587-5564  
<http://www.epson.co.jp/>

### North America

Epson Electronics America, Inc.  
2580 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: (408) 922-0200  
Fax: (408) 922-0238  
<http://www.eea.epson.com/>

### Taiwan

Epson Taiwan Technology & Trading Ltd.  
14F, No. 7  
Song Ren Road  
Taipei 110, Taiwan, ROC  
Tel: 02-8786-6688  
Fax: 02-8786-6677  
<http://www.epson.com.tw/>

### Hong Kong

Epson Hong Kong Ltd.  
20/F., Harbour Centre  
25 Harbour Road  
Wanchai, Hong Kong  
Tel: 2585-4600  
Fax: 2827-4346  
<http://www.epson.com.hk/>

### Europe

Epson Europe Electronics GmbH  
Riesstrasse 15  
80992 Munich, Germany  
Tel: 089-14005-0  
Fax: 089-14005-110  
<http://www.epson-electronics.de/>

### Singapore

Epson Singapore Pte Ltd  
1 HarbourFront Place #03-02  
HarbourFront Tower One  
Singapore, 098633  
Tel: (65) 6586-5500  
Fax: (65) 6271-3182  
<http://www.epson.com.sg/>

## 11.2 Ordering Information

To order the S5U13A05P00C100 Evaluation Board, contact the Epson sales representative in your area and order part number **S5U13A05P00C100**.

---

# Change Record

- X40A-G-014-01      Revision 1.01 - Issued: November 1, 2006
- all changes from the last revision of the document are highlighted in Red
  - section 8, changed part used for items 30 and 35
- X40A-G-014-01      Revision 1.0 - Issued: October 5, 2006
- released as Rev 1.0
- X40A-G-014-00      Revision 0.01 - Issued: October 4, 2006
- created from S5U13A05B00C User Manual, X40A-G-004-xx
  - added updated parts list
  - added updated schematics
  - minor edits