

dsPIC33CK256MC506 Family Silicon Errata and Data Sheet Clarification

The dsPIC33CK256MC506 family devices that you have received conform functionally to the current Device Data Sheet (70005473C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the dsPIC33CK256MC506 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A0**).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB X IDE project.
3. Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
4. For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon (🔄).
5. Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision	Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision
		A0			A0
dsPIC33CK128MC502	0xA240	0x0000	dsPIC33CK128MC102	0xA200	0x0000
dsPIC33CK128MC503	0xA241		dsPIC33CK128MC103	0xA201	
dsPIC33CK128MC505	0xA242		dsPIC33CK128MC105	0xA202	
dsPIC33CK128MC506	0xA243		dsPIC33CK128MC106	0xA203	
dsPIC33CK256MC502	0xA250		dsPIC33CK256MC102	0xA210	
dsPIC33CK256MC503	0xA251		dsPIC33CK256MC103	0xA211	
dsPIC33CK256MC505	0xA252		dsPIC33CK256MC105	0xA212	
dsPIC33CK256MC506	0xA253		dsPIC33CK256MC106	0xA213	

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

dsPIC33CK256MC506

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A0
ADC	Differential-mode	1.	Errors may occur when enabling Differential-mode when FSRC > 50 MHz.	X
CCP	CCP	2.	Timer interrupt not working in Capture mode.	X
CPU	DIV, SD Instruction	3.	Overflow bit is not getting set when an overflow occurs.	X
I2C	Idle	4.	Address cannot be received in Idle mode.	X
PWM	Time Base Capture	5.	PWM Capture Status (CAP) flag will not set again under certain conditions.	X
Reset	BOR	6.	BOR may stop functioning when VDD drops within the window between the BOR level and BOR-25 mV.	X
Reset	BOR	7.	BOR may periodically cause device resets when VDD is in a window between the BOR level and BOR-25 mV.	X
Oscillator	POSC	8.	POSCRDY sets early on clock switch to POSC.	X

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A0**).

1. Module: ADC

When using the ADC in Differential-mode (DIFFx = 1) with an input frequency (FSRC) above 50 MHz, the first result data may be incorrect. The Single-Ended Channel mode is unaffected by this errata.

Work around

Use a slower input frequency of 50 MHz or less during ADC initialization to write to ADMODxL/H registers. After completion of the first data conversion for each channel in Differential-mode, the input frequency (FSRC) can be increased to the maximum specified frequency in the "**Electrical Characteristics**" section of the device data sheet.

Affected Silicon Revisions

A0							
X							

2. Module: CCP

The CCP Timer Interrupt, `_CCTxInterrupt`, may not occur in Capture mode (CCSEL = 1) when the timer time base prescale is set to anything other than zero (TMRPS[1:0] ≠ 0).

Work around

None.

Affected Silicon Revisions

A0							
X							

3. Module: CPU

When using the signed 32/16-bit division instruction, `DIV.SD`, the Overflow bit may not always be set when an overflow occurs.

Work around

Test for and handle overflow conditions outside of the `DIV.SD` instruction.

Affected Silicon Revisions

A0							
X							

4. Module: I²C

In Client mode, an address cannot be received when the device is in Idle and the module is set to discontinue in Idle (I2CSIDL = 1).

Work around

None.

Affected Silicon Revisions

A0							
X							

5. Module: PWM

When using a PWM Control Input (PCI) to trigger a time base capture, the Capture Status flag, CAP (PGxSTAT[5]), may not set again under certain conditions. When a subsequent PWM capture event occurs while, or just after, reading the current capture value from the PGxCAP register, the Capture Status flag, CAP, will not be set again.

Work around

Read the PWM Generator Capture (PGxCAP, x = 1 to 8) register at a known time to avoid this condition. The timing of the PGxCAP read operation can be scheduled by using the PWM Generator x (1-8) interrupt or any of the six PWM Event (A-F) interrupts corresponding to the PCI event that triggered the time base capture. Read the PGxCAP value after the CAP bit has set within the interrupt.

Affected Silicon Revisions

A0							
X							

6. Module: Reset

BOR may stop functioning when VDD drops within the window between the BOR level and BOR-25 mV.

Work around

After start-up, if VDD decreases to a value between VBOR-25 mV and VBOR, the BOR may be unintentionally disabled. The device may incorrectly operate down to 2.0V. However, while operating at a VDD between 3-3.6V, the device will operate as expected. The VBOR specification is listed in the "**Electrical Characteristics**" section of the device data sheet.

Affected Silicon Revisions

A0							
X							

dsPIC33CK256MC506

7. Module: Reset

BOR may periodically cause device resets when VDD is in a window between the BOR level and BOR-25 mV.

Work around

If VDD is between VBOR-25 mV and VBOR, a BOR reset may repeatedly occur. However, while operating at a VDD between 3-3.6V, the device will operate as expected. The VBOR specification is listed in the **"Electrical Characteristics"** section of the device data sheet.

Affected Silicon Revisions

A0								
X								

8. Module: Oscillator

POSCRDY sets early on clock switch to POSC.

Work around

The Primary Oscillator Start-up Timer (OST) may indicate the oscillator is ready for use too early. Clocking the device before the oscillator is ready may result in incorrect execution and exceptions. This issue exists when the POSC is requested at power-on, during clock switching, when waking from Sleep or when a peripheral module requests the POSC directly. This issue affects XT and HS modes only.

Affected Silicon Revisions

A0								
X								

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005473C):

Note: Corrections are shown in bold . Where possible, the original bold text formatting has been removed for clarity.

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (10/2021)

Initial version of this document; issued for revision A0.

Rev B Document (1/2022)

Updates data sheet revision from Rev. B to Rev. C.

Rev C Document (10/2025)

Adds silicon issues 6 ([Reset](#)), 7 ([Reset](#)), and 8 ([Oscillator](#)).

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks>.

ISBN: 979-8-3371-2077-5

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.