

Silicon Errata and Data Sheet Clarifications

ATtiny3216/3217



www.microchip.com Product Pages: [ATtiny3216](#), [ATtiny3217](#)

Introduction

The ATtiny3216/3217 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002205), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the ATtiny3216/3217 devices.

Notes:

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002205) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

1. Silicon Issue Summary

Legend

- Erratum is not applicable.
- X Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision	
		Rev. A	Rev. C
Device	Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values	X	X
	Write Operation Lost if Consecutive Writes to Specific Address Spaces	X	X
	Frequency Drift of 16/20 MHz Oscillator at High Supply and High Temperature	X	X
ADC	Pending Event Stuck When Disabling the ADC	X	-
	ADC Functionality Cannot be Ensured with CLKADC Above 1.5 MHz and a Setting of 25% Duty Cycle	X	X
	ADC Performance Degrades with CLKADC Above 1.5 MHz and VDD < 2.7V	X	X
	One Extra Measurement Performed After Disabling ADC Free-Running Mode	X	X
CCL	Connecting LUTs in Linked Mode Requires OUTEN Set to '1'	X	-
	D-latch is Not Functional	X	-
	The CCL Must be Disabled to Change the Configuration of a Single LUT	X	X
NVMCTRL	Wrong Reset Value of NVMCTRL.CTRLA Register	X	X
RTC	Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler Counter	X	-
	Disabling the RTC Stops the PIT	X	-
TCA	Restart Will Reset Counter Direction in NORMAL and FRQ Mode	X	X
TCB	Minimum Event Duration Must Exceed the Selected Clock Period	X	X
	The TCA Restart Command Does Not Force a Restart of TCB	X	X
	CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode	X	X
TCD	Asynchronous Input Events Not Working When TCD Counter Prescaler is Used	X	X
	Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used	X	X
USART	TXD Pin Override Not Released When Disabling the Transmitter	X	X
	Frame Error on a Previous Message May Cause False Start Bit Detection	X	-
	Open-Drain Mode Does Not Work When TXD is Configured as Output	X	X
	Full Range Duty Cycle Not Supported When Validating LIN Sync Field	X	-
	Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode	-	X
	Receiver Non-Functional after Detection of Inconsistent Synchronization Field	-	X

The following silicon revision was never released to production: **Rev. B**

2. Silicon Errata Issues

2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

2.2 Device

2.2.1 Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values

Writing the OSCLOCK fuse in FUSE.OSCCFG to '1' prevents the automatic loading of calibration values from the signature row. The device will run with an uncalibrated OSC20M oscillator.

Work Around

Do not use OSCLOCK to lock the oscillator calibration value. The oscillator calibration value can be locked by writing LOCKEN in CLKCTRL.MCLKLOCK to '1' when using the OSC20M oscillator as the Main Clock source.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.2.2 Write Operation Lost if Consecutive Writes to Specific Address Spaces

An ST/STD/STS instruction to address ≥ 64 followed by an ST/STD instruction to address < 64 or SLPCTRL.CTRLA register will cause loss of the last write.

Work Around

To avoid loss of write operation, use one of the following workarounds depending on address space:

- Insert an NOP instruction before writing to address < 64 , or use the OUT instruction instead of ST/STD
- Insert an NOP instruction before writing to SLPCTRL.CTRLA register

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.2.3 Frequency Drift of 16/20 MHz Oscillator at High Supply and High Temperature

The frequency of the internal 16/20 MHz oscillator may drift out of the given specifications when the oscillator is disabled or stopped when VDD is above 4.5V and the temperature is above 85°C.

Work Around

Keep the oscillator running by setting the Run Standby (RUNSTDBY) bit to '1' in the 16/20 MHz Oscillator Control A (CLKCTRL.OSC20MCTRLA) register and avoid using Power-Down sleep mode.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.3 ADC - Analog-to-Digital Converter

2.3.1 Pending Event Stuck When Disabling the ADC

If the ADC is disabled during an event-triggered conversion, the event will not be cleared.

Work Around

Clear ADC.EVCTRL.STARTEI and wait for the conversion to complete before disabling the ADC.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.3.2 ADC Functionality Cannot be Ensured with CLK_{ADC} Above 1.5 MHz and a Setting of 25% Duty Cycle

The ADC functionality cannot be ensured if $CLK_{ADC} > 1.5$ MHz with ADCn.CALIB.DUTYCYC set to '1'.

Work Around

If ADC is operated with $CLK_{ADC} > 1.5$ MHz, ADCn.CALIB.DUTYCYC must be set to '0' (50% duty cycle).

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.3.3 ADC Performance Degrades with CLK_{ADC} Above 1.5 MHz and $V_{DD} < 2.7V$

The ADC INL performance degrades if $CLK_{ADC} > 1.5$ MHz and ADCn.CALIB.DUTYCYC is set to '0' for $V_{DD} < 2.7V$.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.3.4 One Extra Measurement Performed After Disabling ADC Free-Running Mode

The ADC may perform one additional measurement after clearing ADCn.CTRLA.FREERUN.

Work Around

Write ADCn.CTRLA.ENABLE to '0' to stop the Free-Running mode immediately.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.4 CCL - Configurable Custom Logic

2.4.1 Connecting LUTs in Linked Mode Requires OUTEN Set to '1'

Connecting the LUTs in linked mode requires LUTnCTRLA.OUTEN set to '1' for the LUT providing the input source.

Work Around

Use an event channel to link the LUTs, or do not use the corresponding I/O pin for other purposes.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.4.2 D-latch is Not Functional

The CCL D-latch is not functional.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.4.3 The CCL Must be Disabled to Change the Configuration of a Single LUT

The CCL peripheral must first be disabled (write ENABLE in CCL.CTRLA to '0') to reconfigure a LUT. Writing ENABLE to '0' will disable all the LUTs and affect the LUTs not under reconfiguration.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.5 NVMCTRL - Nonvolatile Memory Controller

2.5.1 Wrong Reset Value of NVMCTRL.CTRLA Register

In some cases, the NVMCTRL.CTRLA reset value will not be '0x00'. Even reserved bits can be read as '1' after Reset.

Work Around

Ignore the initial value.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.6 RTC - Real-Time Counter

2.6.1 Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler Counter

Any write to the RTC.CTRLA register resets the 15-bit prescaler counter. The next count occurs $\frac{1}{2}$ prescaler period after the reset, resulting in a period length of 0.5 to 1.5 times the expected period, depending on when the reset occurs.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.6.2 Disabling the RTC Stops the PIT

Writing RTC.CTRLA.RTCEN to '0' will stop the PIT.

Writing RTC.PITCTRLA.PITEN to '0' will stop the RTC.

Work Around

Do not disable the RTC or the PIT if any of the modules are used.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.7 TCA - Timer/Counter A

2.7.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode

When the TCA is configured to the NORMAL or FRQ mode (WGMode in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the direction to default. The default is counting upwards.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.8 TCB - Timer/Counter B

2.8.1 Minimum Event Duration Must Exceed the Selected Clock Period

Event detection will fail if TCBn receives an input event with a high/low period shorter than the period of the selected clock source (CLKSEL in TCBn.CTRLA). This applies to the TCB modes (CNTMODE in TCBn.CTRLB) *Time-Out Check* and *Input Capture Frequency and Pulse-Width Measurement*.

Work Around

Ensure that the high/low period of input events is equal to or longer than the selected clock source (CLKSEL in TCBn.CTRLA) period.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.8.2 The TCA Restart Command Does Not Force a Restart of TCB

The TCA restart command does not force restarting the TCB when TCB is running in SYNCUPD mode. TCB is restarted only after a TCA OVF.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.8.3 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

When the TCB operates in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

Work Around

Use 16-bit register access. Refer to the data sheet for further information.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.9 TCD - Timer/Counter D

2.9.1 Asynchronous Input Events Not Working When TCD Counter Prescaler is Used

When configuring the TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is '0x2') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from '0x0' events can be missed.

Work Around

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not '0x2') if the input events are longer than one CLK_TCD_CNT cycle.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.9.2 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0x7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0x0') or Dual Slope mode is used (WGMODE in TCDn.CTRLB is '0x3').

Work Around

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from '0' and do not use Dual Slope mode (WGMODE in TCDn.CTRLB is not '0x3').

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.10 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

2.10.1 TXD Pin Override Not Released When Disabling the Transmitter

The USART will not release the TXD pin override if:

- The USART transmitter is disabled by writing the TXEN bit in USART.CTRLB to '0' while the USART receiver is disabled (RXEN in USART.CTRLB is '0')
- Both the USART transmitter and receiver are disabled at the same time by writing the TXEN and RXEN bits in USART.CTRLB to '0'

Work Around

There are two possible work arounds:

- Make sure the receiver is enabled (RXEN in USART.CTRLB is '1') while disabling the transmitter (writing TXEN in USART.CTRLB to '0')
- Writing to any register in the USART after disabling the transmitter will start the USART for long enough to release the pin override of the TXD pin

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.10.2 Frame Error on a Previous Message May Cause False Start Bit Detection

A false start bit detection will trigger if receiving a frame with RXDATAH.FERR set and reading the RXDATAH before the RxD line goes high.

Work Around

Wait for the RxD pin to go high before reading RXDATA by, for instance, polling the bit in PORTn.IN where the RxD pin is located.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.10.3 Open-Drain Mode Does Not Work When TXD is Configured as Output

When the USART TXD pin is configured as an output, it can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

Work Around

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

Affected Silicon Revisions

Rev. A	Rev. C
X	X

2.10.4 Full Range Duty Cycle Not Supported When Validating LIN Sync Field

For the LIN sync field, the USART validates each bit to be within $\pm 15\%$ instead of the time between falling edges as described in the LIN specification, which allows a minimum duty cycle of 43.5% and a maximum duty cycle of 57.5%.

Work Around

None.

Affected Silicon Revisions

Rev. A	Rev. C
X	-

2.10.5 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in

corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

Work Around

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

Affected Silicon Revisions

Rev. A	Rev. C
-	X

2.10.6 Receiver Non-Functional after Detection of Inconsistent Synchronization Field

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set.

The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud mode (GENAUTO), or LIN Constrained Auto-Baud mode (LINAUTO), and the received synchronization frame does not conform to the conditions described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

Work Around

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

Affected Silicon Revisions

Rev. A	Rev. C
-	X

3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002205).

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 Memories

3.1.1 Fuses - Factory Default Values

A clarification has been made for the *Fuse Description* section concerning the fuse default values. The data sheet refers to these values as reset values when they should have been given as factory-programmed values. Also, they are given in both hexadecimal and binary values, which contradicts each other.

The following sentence has been added to each sub-section of the *Fuse Description* section.

The default value given in this fuse description is the factory-programmed value and should not be mistaken for the Reset value.

The table below lists the reset values given by the data sheet and the actual factory-programmed default values.

Fuse	Stated Reset Value in Data Sheet		Actual Factory Default on Device	
	Hexadecimal	Binary	Hexadecimal	Binary
WDTCFG	-	`b00000000	0x00	`b00000000
BODCFG	-	`b00000000	0x00	`b00000000
OSCCFG	-	`b0XXXXX10	0x02	`b00000010
TCD0CFG	-	`b00000000	0x00	`b00000000
SYSCFG0	0xC4	`b11X101X0	0xF6	`b11110110
SYSCFG1	-	`bXXXXX111	0x07	`b00000111
APPEND	-	`b00000000	0x00	`b00000000
BOOTEND	-	`b00000000	0x00	`b00000000
LOCKBIT	-	`b00000000	0xC5	`b11000101

3.2 SLPCTRL - Sleep Controller

3.2.1 Sleep Mode Activity Overview

A clarification has been made to Table 11-1 *Sleep Mode Activity Overview*, where the single table has been split into three separate tables for clarity. Functional changes are shown in **bold**.

Table 3-1. Sleep Mode Activity Overview for Peripherals

Peripheral	Active in Sleep Mode		
	Idle	Standby	Power-Down
CPU	-	-	-
RTC	X	X ⁽¹⁾	X ⁽²⁾
WDT	X	X	X
BOD	X	X	X
EVSY	X	X	X

Table 3-1. Sleep Mode Activity Overview for Peripherals (continued)

Peripheral	Active in Sleep Mode		
	Idle	Standby	Power-Down
CCL	X	X ⁽¹⁾	-
ACn			
ADCn/PTC			
TCBn			
All other peripherals	X	-	-

Notes:

1. Set the RUNSTBY bit of the corresponding peripheral to enter the active state.
2. PIT only.

Table 3-2. Sleep Mode Activity Overview for Clock Sources

Clock Source	Active in Sleep Mode		
	Idle	Standby	Power-Down
Main clock source	X	X ⁽¹⁾	-
RTC clock source	X	X ⁽¹⁾	X ⁽²⁾
WDT oscillator	X	X	X
BOD oscillator⁽³⁾	X	X	X
CCL clock source	X	X⁽¹⁾	-

Notes:

1. Set the RUNSTBY bit of the corresponding peripheral to enter the active state.
2. PIT only.
3. **The BOD oscillator runs only in Sampled mode.**

Table 3-3. Sleep Mode Wake-Up Sources

Wake-Up Sources	Active in Sleep Mode		
	Idle	Standby	Power-Down
PORT Pin Interrupt	X	X	X ⁽¹⁾
BOD VLM interrupt	X	X	X
RTC interrupts	X	X ⁽²⁾	X ⁽³⁾
TWIn Address Match interrupt	X	X	X
USARTn Start-of-Frame interrupt	-	X	-
TCBn interrupts	X	X⁽²⁾	-
ADCn/PTC interrupts	X	X ⁽²⁾	-
ACn interrupts	X	X⁽⁴⁾	-
All other interrupts	X	-	-

Notes:


1. **Configure the I/O pin according to *Asynchronous Sensing Pin Properties* in the PORT section.**
2. The RUNSTBY bit of the corresponding peripheral must be set to enter the active state.
3. PIT only.
4. **When the RUNSTDBY bit is set, the AC will operate without updating its Status register or triggering interrupts. If another peripheral has requested CLK_PER, the AC will use the clock to update the Status register and trigger interrupts.**

3.3 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

3.3.1 TXDATA Buffer

The block diagram is missing that USART TX is double-buffered from *Figure 24-1. USART Block Diagram* in the data sheet. The figure below shows the added **TX Buffer**.

Figure 24-1. USART Block Diagram



The following text is changed in the *Overview* section:

The transmitter consists of a **two-level** write buffer.

The following text is changed in the *Data Transmission* section:

The data transmission is initiated by loading the **Transmit Data (USARTn.TXDATAL and USARTn.TXDATAH) registers** with the data to be sent. The data in the **Transmit Data registers are moved to the TX Buffer** once emptied and then to the Shift register once it is empty and ready to send a new frame.

3.4 SPI - Serial Peripheral Interface

3.4.1 SPI Clock

Clarifications regarding the SPI clock have been made in the *Operation - Slave Mode* and *Operation - Slave Mode - Buffer Mode* sections. Functional changes are shown in **bold**.

25.3.2.2 Slave Mode

In Slave mode, the SPI peripheral receives the SPI clock and Slave Select from a Master. Slave mode supports three operational modes: One Normal mode and two configurations for the Buffered mode. In Slave mode, the control logic will sample the incoming signal on the SCK pin. **To ensure correct sampling of this clock signal, the minimum low and high periods must each be longer than two peripheral clock cycles.**

25.3.2.2.2 Buffer Mode

To avoid data collisions, the SPI peripheral can be configured in Buffered mode by writing a '1' to the Buffer Mode Enable (BUFEN) bit in the Control B (SPIn.CTRLB) register. In this mode, the SPI has additional interrupt flags and extra buffers. The extra buffers are shown in *Figure 25-1*. There are two different modes for the Buffer mode, selected with the Buffer mode Wait for Receive (BUFWR) bit. The two different modes are described below with timing diagrams.

Note: When operating as a slave in Buffered mode and the SPI clock is close to maximum frequency, the slave may not be able to set up data in time for the first sample edge during back-to-back transfers. Refer to the *Electrical Characteristics - SPI* section for details.

3.5 ADC - Analog-to-Digital Converter

3.5.1 Events

As the ADC cannot generate any events, a clarification has been made to the ADCs *Events* section. Functional changes are shown in **bold**.

An ADC conversion can be triggered automatically by an event input if the Start Event Input (STARTEI) bit in the Event Control (ADCn.EVCTRL) register is written to '1'.

When a new result can be read from the Result (ADCn.RES) register, the ADC will generate a result ready event. The event is a pulse with a length of one clock period and handled by the Event System (EVSYS). The ADC result ready event is always generated when the ADC is enabled.

See also the description of the Asynchronous User Channel n Input Selection in the Event System (EVSYS.ASYNCUSERn).

3.6 UPDI - Unified Program and Debug Interface

3.6.1 Chip Erase

As it refers to ERASE_FAILED, a status bit that does not exist in the UPDI, a clarification has been made to the *Chip Erase* section. Functional changes are shown in **bold**.

Follow these steps to issue a chip erase:

1. Enter the Chip Erase key by using the `KEY` instruction. See *Key Activation Signatures* for the CHIPERASE signature.
2. **Optional:** Read the Chip Erase (CHIPERASE) bit in the ASI Key Status (UPDI.ASI_KEY_STATUS) register to see that the key is successfully activated.
3. Write the signature to the Reset Request (RSTREQ) bit in the ASI Reset Request (UPDI.ASI_RESET_REQ) register, which will issue a System Reset.
4. Write 0x00 to the ASI Reset Request (UPDI.ASI_RESET_REQ) register to clear the System Reset.
5. Read the NVM Lock Status (LOCKSTATUS) bit from the ASI System Status (UPDI.ASI_SYS_STATUS) register.
6. The chip erase is done when the LOCKSTATUS bit is '0'. If the LOCKSTATUS bit is '1', return to step 5.
7. **Check the Chip Erase Key Failed (ERASE_FAILED) bit in the ASI System Status (UPDI.ASI_SYS_STATUS) register to verify if the chip erase was successful.**
8. **If the ERASE_FAILED bit is '0', the chip erase was successful.**

After a successful chip erase, the lock bits will be cleared, and the UPDI will have full access to the system. Until the lock bits are cleared, the UPDI cannot access the system bus, and only CS-space operations can be performed.



CAUTION

During chip erase, the BOD is forced into ON state by writing to the Active (ACTIVE) bit field from the Control A (BOD.CTRLA) register and uses the BOD Level (LVL) bit field from the BOD Configuration (FUSE.BODCFG) fuse and the BOD Level (LVL) bit field from the Control B (BOD.CTRLB) register. If the supply voltage V_{DD} is below that threshold level, the device is unavailable until V_{DD} is increased adequately. See the *BOD* section for more details.

3.7 Electrical Characteristics

3.7.1 Power Consumption

A clarification of the power consumption in the Power-Down sleep mode is made in *Table 36-5. Power Consumption in Power-Down, Standby and Reset Mode*. Functional change is shown in **bold**.

Table 36-5. Power Consumption in Power-Down, Standby and Reset Mode

Mode	Description	Condition	Typ. 25°C	Max. 25°C	Max. 85°C ⁽¹⁾	Max. 125°C	Unit
Standby	Standby power consumption	RTC running at 1.024 kHz from external XOSC32K ($C_L = 7.5$ pF)	$V_{DD} = 3V$ 0.7	-	-	-	μA
		RTC running at 1.024 kHz from internal OSCULP32K	$V_{DD} = 3V$ 0.7	3.0	6.0	8.0	μA
Power Down/ Standby	Power down/Standby power consumption is the same when all peripherals are stopped	All peripherals stopped	$V_{DD} = 3V$ 0.1	0.6	5.0	7.0	μA
Reset	Reset power consumption	Reset line pulled down	$V_{DD} = 3V$ 100	-	-	-	μA

Note:

1. These values are based on characterization and are not covered by production test limits.

3.7.2 I/O Pin Characteristics

A clarification of the maximum value of the pull-up resistor is made in *Table 36-16. I/O Pin Characteristics* in the *Electrical Characteristics* section. Functional change is shown in **bold**.

Table 36-16. I/O Pin Characteristics ($T_A = [-40, 105]^\circ\text{C}$, $V_{DD} = [1.8, 5.5]\text{V}$ Unless Otherwise Stated)

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
V_{IL}	Input low-voltage, except RESET pin as I/O		-0.2	-	$0.3 \times V_{DD}$	V
V_{IH}	Input high-voltage, except RESET pin as I/O		$0.7 \times V_{DD}$	-	$V_{DD} + 0.2V$	V
I_{IH} / I_{IL}	I/O pin input leakage current, except RESET pin as I/O	$V_{DD} = 5.5V$, pin high	-	< 0.05	-	μA
		$V_{DD} = 5.5V$, pin low	-	< 0.05	-	μA
V_{OL}	I/O pin drive strength	$V_{DD} = 1.8V$, $I_{OL} = 1.5$ mA	-	-	0.36	V
		$V_{DD} = 3.0V$, $I_{OL} = 7.5$ mA	-	-	0.6	V
		$V_{DD} = 5.0V$, $I_{OL} = 15$ mA	-	-	1	V
V_{OH}	I/O pin drive strength	$V_{DD} = 1.8V$, $I_{OH} = 1.5$ mA	1.44	-	-	V
		$V_{DD} = 3.0V$, $I_{OH} = 7.5$ mA	2.4	-	-	V
		$V_{DD} = 5.0V$, $I_{OH} = 15$ mA	4	-	-	V
I_{total}	Maximum combined I/O sink current per pin group ⁽¹⁾		-	-	100	mA
	Maximum combined I/O source current per pin group ⁽¹⁾		-	-	100	mA
V_{IL2}	Input low-voltage on RESET pin as I/O		-0.2	-	$0.3 \times V_{DD}$	V

I/O Pin Characteristics (continued)

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
V_{IH2}	Input high-voltage on RESET pin as I/O		$0.7 \times V_{DD}$	-	$V_{DD} + 0.2V$	V
V_{OL2}	I/O pin drive strength on RESET pin as I/O	$V_{DD} = 1.8V, I_{OL} = 0.1 \text{ mA}$	-	-	0.36	V
		$V_{DD} = 3.0V, I_{OL} = 0.25 \text{ mA}$	-	-	0.6	
		$V_{DD} = 5.0V, I_{OL} = 0.5 \text{ mA}$	-	-	1	
V_{OH2}	I/O pin drive strength on RESET pin as I/O	$V_{DD} = 1.8V, I_{OH} = 0.1 \text{ mA}$	1.44	-	-	V
		$V_{DD} = 3.0V, I_{OH} = 0.25 \text{ mA}$	2.4	-	-	
		$V_{DD} = 5.0V, I_{OH} = 0.5 \text{ mA}$	4	-	-	
t_{RISE}	Rise time	$V_{DD} = 3.0V, \text{load} = 20 \text{ pF}$	-	2.5	-	ns
		$V_{DD} = 5.0V, \text{load} = 20 \text{ pF}$	-	1.5	-	
t_{FALL}	Fall time	$V_{DD} = 3.0V, \text{load} = 20 \text{ pF}$	-	2.0	-	ns
		$V_{DD} = 5.0V, \text{load} = 20 \text{ pF}$	-	1.3	-	
C_{PIN}	I/O pin capacitance except TOSC and TWI pins		-	3	-	pF
C_{PIN}	I/O pin capacitance on TOSC pins		-	5.5	-	pF
C_{PIN}	I/O pin capacitance on TWI pins		-	10	-	pF
R_p	Pull-up resistor		20	35	60	kΩ

Note:

1. Pin group x (Px[7:0]). The combined continuous sink/source current for all I/O ports should not exceed the limits.

3.7.3 SPI - Timing Characteristics

A clarification regarding the SPI clock has been made in *Table 36-19. SPI - Timing Characteristics*. Functional changes are shown in **bold**.

Table 36-19. SPI - Timing Characteristics

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
f_{SCK}	SCK clock frequency	Master	-	-	10	MHz
t_{SCK}	SCK period	Master	100	-	-	ns
t_{SCKW}	SCK high/low width	Master	-	$0.5 \times t_{SCK}$	-	ns
t_{SCKR}	SCK rise time	Master	-	2.7	-	ns
t_{SCKF}	SCK fall time	Master	-	2.7	-	ns
t_{MIS}	MISO setup to SCK	Master	-	10	-	ns
t_{MIH}	MISO hold after SCK	Master	-	10	-	ns
t_{MOS}	MOSI setup to SCK	Master	-	$0.5 \times t_{SCK}$	-	ns
t_{MOH}	MOSI hold after SCK	Master	-	1.0	-	ns
f_{SSCK}	Slave SCK clock frequency	Slave	-	-	$f_{CLK_PER} / 6$	MHz
t_{SSCK}	Slave SCK Period	Slave	$6 \times t_{CLK_PER}$	-	-	ns
t_{SSCKW}	SCK high/low width	Slave	$3 \times t_{CLK_PER}$	-	-	ns
t_{SSCKR}	SCK rise time	Slave	-	-	1600	ns
t_{SSCKF}	SCK fall time	Slave	-	-	1600	ns
t_{SIS}	MOSI setup to SCK	Slave	0.0	-	-	ns
t_{SIH}	MOSI hold after SCK	Slave	$3 \times t_{CLK_PER}$	-	-	ns
t_{SSS}	SS setup to SCK	Slave	-	t_{CLK_PER}	-	ns
t_{SSH}	SS hold after SCK	Slave	-	t_{CLK_PER}	-	ns
t_{SOS}	MISO setup to SCK	Slave	-	8.0	-	ns
t_{SOH}	MISO hold after SCK	Slave	-	13	-	ns

SPI - Timing Characteristics (continued)

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
t_{SOSS}	MISO setup after SS low	Slave	-	11	-	ns
t_{SOSH}	MISO hold after SS low	Slave	-	8.0	-	ns

3.7.4 Programming Time

A clarification of the *Programming Time* section has been made. *Table 36-38* has been upgraded from *Programming Times* to *Memory Programming Specifications* in the *Electrical Characteristics*. Functional change is shown in **bold**.

Table 36-38. Memory Programming Specifications

Symbol	Description	Min.	Typ. †	Max.	Unit	Conditions
Data EEPROM Memory Specifications						
E_{EE}* 	Data EEPROM byte endurance	100k	—	—	Erase/Write cycles	-40°C ≤ T_A ≤ +105°C
t_{EE_RET}	Characteristic retention	—	40	—	Year	T_A = 55°C
t _{EE_PBC}	Page Buffer Clear (PBC)	—	7	—	CLK _{CPU} cycles	
t _{EE_EEER}	Full EEPROM Erase (EEER)	—	4	—	ms	
t _{EE_WP}	Page Write (WP)	—	2	—	ms	
t _{EE_ER}	Page Erase (ER)	—	2	—	ms	
t _{EE_ERWP}	Page Erase-Write (ERWP)	—	4	—	ms	
Program Flash Memory Specifications						
E_{FL}* 	Flash memory cell endurance	10k	—	—	Erase/Write cycles	-40°C ≤ T_A ≤ +105°C
t_{FL_RET}	Characteristic retention	—	40	—	Year	T_A = 55°C
V_{FL_UPDI}	V_{DD} for Chip Erase operation	V_{BODLEVEL0}(1)	—	V_{DDMAX}	V	
t _{FL_PBC}	Page Buffer Clear (PBC)	—	7	—	CLK _{CPU} cycles	
t _{FL_CHER}	Chip Erase (CHER)	—	4	—	ms	
t _{FL_WP}	Page Write (WP)	—	2	—	ms	
t _{FL_ER}	Page Erase (ER)	—	2	—	ms	
t _{FL_ERWP}	Page Erase/Write (ERWP)	—	4	—	ms	
t _{FL_UPDI}	Chip Erase with UPDI	—	280	—	ms	
† Data found in the “Typ.” column is at T _A = 25°C and V _{DD} = 3.0V unless otherwise specified. These parameters are not tested and are for design guidance only.						
* These parameters are characterized but not tested in production.						
Note:						
1. During Chip Erase, the Brown-out Detector (BOD) configured with BODLEVEL0 is forced ON. The erase attempt will fail if the supply voltage V _{DD} is below V _{BOD} for BODLEVEL0.						

4. Document Revision History

Note: The document revision is independent of the silicon revision.

4.1 Revision History

Doc. Rev.	Date	Comments
C	03/2025	<ul style="list-style-type: none"> Document: Editorial updates Updated errata: <ul style="list-style-type: none"> RTC: Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler Counter Added errata: <ul style="list-style-type: none"> Device: <ul style="list-style-type: none"> Write Operation Lost if Consecutive Writes to Specific Address Spaces Frequency Drift of 16/20 MHz Oscillator at High Supply and High Temperature Added data sheet clarifications: <ul style="list-style-type: none"> ADC: Events SPI: SPI Clock UPDI: Chip Erase Electrical Characteristics: <ul style="list-style-type: none"> Power Consumption I/O Pin Characteristics SPI - Timing Characteristics Programming Time
B	05/2022	<p>Updated errata:</p> <ul style="list-style-type: none"> Device: Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values <p>Added errata:</p> <ul style="list-style-type: none"> CCL: The CCL Must be Disabled to Change the Configuration of a Single LUT NVMCTRL: Wrong Reset Value of NVMCTRL.CTRLA Register TCA: Restart Will Reset Counter Direction in NORMAL and FRQ Mode TCB: CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode TCD: <ul style="list-style-type: none"> Asynchronous Input Events Not Working When TCD Counter Prescaler is Used Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is '0' or Dual Slope Mode is Used USART <ul style="list-style-type: none"> Full Range Duty Cycle Not Supported When Validating LIN Sync Field Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode Receiver Non-Functional after Detection of Inconsistent Synchronization Field <p>Added data sheet clarifications:</p> <ul style="list-style-type: none"> Memories: Fuses - Factory Default Values SLPCTRL: Sleep Mode Activity Overview USART: TXDATA Buffer

Revision History (continued)

Doc. Rev.	Date	Comments
A	05/2020	<ul style="list-style-type: none"> Initial document release <p>The content of the document has been restructured from:</p> <ul style="list-style-type: none"> ATtiny1614 Silicon Errata and Data Sheet Clarification ATtiny1616/3216 Silicon Errata and Data Sheet Clarification ATtiny1617/3217 Silicon Errata and Data Sheet Clarification <p>to:</p> <ul style="list-style-type: none"> ATtiny1614/1616/1617 Silicon Errata and Data Sheet Clarification ATtiny3216/3217 Silicon Errata and Data Sheet Clarification (this document) <p>Refer to Appendix - Obsolete Revision History for further details. The following items are referring to changes between the latest revisions of the obsolete documents and this document:</p> <ul style="list-style-type: none"> Added erratas: <ul style="list-style-type: none"> Device: <i>Writing the OSCLOCK Fuse in FUSE.OSCCFG to '1' Prevents Automatic Loading of Calibration Values</i> USART: <i>Open-Drain Mode Does Not Work When TXD is Configured as Output</i> Removed erratas not applicable for ATtiny3216/3217 <ul style="list-style-type: none"> AC <ul style="list-style-type: none"> <i>AC Interrupt Flag Not Set Unless Interrupt is Enabled</i> <i>False Triggers May Occur Under Certain Conditions</i> <i>False Triggering When Sweeping Negative Input of the AC When the Low-Power Mode is Disabled</i> ADC <ul style="list-style-type: none"> <i>SAMPDLY and ASDV Does Not Work Together With SAMPLEN</i> <i>ADC Interrupt Flags Cleared When Reading RESH</i> <i>Changing ADC Control Bits During Free-Running Mode not Working</i> <i>Changing ADC Control Bits During Free-Running Mode not Working</i> <i>ADC Wake-Up with WCOMP</i> TCB <ul style="list-style-type: none"> <i>The TCB Interrupt Flag is Cleared When Reading CCMPH</i> <i>TCB Input Capture Frequency and Pulse-Width Measurement Mode Not Working with Prescaled Clock</i> TCD <ul style="list-style-type: none"> <i>TCD Event Output Lines May Give False Events</i> <i>TCD Auto-Update Not Working</i> TWI <ul style="list-style-type: none"> <i>TIMEOUT Bits in the TWI.MCTRLB Register are Not Accessible</i> <i>TWI Master Mode Wrongly Detects the Start Bit as a Stop Bit</i> <i>TWI Smart Mode Gives Extra Clock Pulse</i> <i>The TWI Master Enable Quick Command is Not Accessible</i> USART <ul style="list-style-type: none"> <i>Full Range Duty Cycle Not Supported When Validating LIN Sync Field</i> Removed data sheet clarifications, as the corresponding data sheet has been updated with correct information

4.2 Appendix - Obsolete Revision History

Notes: Due to document structure change from pin organized documents, the following obsolete document revision history is provided as reference.

- ATtiny1616/3216 Silicon Errata and Data Sheet Clarification (DS40002120B)
- ATtiny1617/3217 Silicon Errata and Data Sheet Clarification (DS40002121B)

4.2.1 Obsolete Document DS40002120

Doc Rev.	Date	Comments
B	10/2019	<ul style="list-style-type: none"> • Updated document template • The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten • Added clarifications to ADC, AC and PTC electrical characteristics
A	06/2019	<ul style="list-style-type: none"> • Initial document release

4.2.2 Obsolete Document DS40002121

Doc Rev.	Date	Comments
B	10/2019	<ul style="list-style-type: none"> • Updated document template • The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten • Added clarifications to ADC, AC and PTC electrical characteristics
A	06/2019	<ul style="list-style-type: none"> • Initial document release

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-0810-0

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.