

LAN8804 Silicon Errata and Data Sheet Clarification

This document describes known silicon errata for the LAN8804 family of devices, which includes the following:


- LAN8804/ZMX
- LAN8804-V/ZMX

The silicon errata discussed in this document are for silicon revision(s) listed in [Table 1](#). The silicon revision can be determined by the device's top marking as indicated in [Figure 1](#). A summary of LAN8804 silicon errata is provided in [Table 2](#).

TABLE 1: AFFECTED SILICON REVISIONS

Part Numbers	Silicon Revision
LAN88x4/ZMX	ALL
LAN88x4-V/ZMX	

FIGURE 1: TOP MARKING DATE CODE INDICATION



Note: The purpose of [Figure 1](#) is to detail the top markings of an example part and highlight the location of the date code. Other top marking values may differ (lot codes, location of manufacture, etc.).

TABLE 2: SILICON ISSUE SUMMARY

Item Number	Silicon Issue Summary
1.	1000BASE-T Transmitter Distortion fails to meet IEEE compliance specification
2.	Link up time improvements for 1000BASE-T mode
3.	First frame received in 10BASE-T mode may be corrupted
4.	Analog front-end not optimized for PHY-side shorted center taps
5.	MODE[4:0] configuration strap override settings not reset to chip defaults
6.	1000BASE-T Slave Mode cable reach improvement > 100m
7.	IEEE Clause 40 PMA compliance tests may fail
8.	Near-end loopback errors in 10BASE-T mode
9.	1000BASE-T PMA EEE TX wake timer is non-compliant
10.	QSGMII interface may exceed T_TJ specification
11.	Late Collisions in half-duplex modes
12.	MII Isolate mode (mr0 Basic Control Register bit 10) not functioning
13.	IEEE Clause 14 MAU compliance tests may fail
14.	tx_config_reg bit 15 sent from the PHY is always 0
15.	LDO feature does not function correctly

Silicon Errata Issues

Module 1: 1000BASE-T Transmitter Distortion fails to meet IEEE compliance specification

DESCRIPTION

The device's 1000BASE-T Transmitter Distortion exceeds the <10mV limit indicated in the IEEE specification.

END USER IMPLICATIONS

It is unlikely this specification failure will impact system performance. The following Application Note has more details regarding the Gigabit Transmit Distortion test:

<https://www.microchip.com/en-us/application-notes/an3455>

Work Around

None

PLAN

This erratum will not be corrected in a future revision.

Module 2: Link up time improvements for 1000BASE-T mode

DESCRIPTION

When establishing a 1000BASE-T link, the PHY link-up time may exceed 10 seconds.

END USER IMPLICATIONS

In order to reduce the link-up time, an initialization script should be applied to each port of the quad-PHY.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 3: First frame received in 10BASE-T mode may be corrupted

DESCRIPTION

When operating the PHY in a 10BASE-T link, the first frame received may contain data errors due to a receiver initialization error. All frames subsequent to the first frame are received normally.

END USER IMPLICATIONS

This error only occurs in 10BASE-T links and only affects the first frame received after link establishment. It has no other impact. The error is random in occurrence and cannot be predicted upon 10BASE-T link establishment. When the error occurs, the received frame will output on the QSGMII interface of the PHY but will result in a frame error at the host MAC.

Work Around

None

PLAN

This erratum will not be corrected in a future revision.

Module 4: Analog front-end not optimized for PHY-side shorted center taps

DESCRIPTION

When connecting the PHY to magnetics which short center-tap connections on the PHY-facing winding, the default register settings of the device need to be optimized for better electrical performance.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. Its side effect is a negligible power penalty when applying these settings to the PHY, therefore it is recommended to apply these settings irrespective of the magnetic's internal topology. As such, power consumption values for the device reflect this initialization sequence applied to all four ports of the PHY.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

LAN804

Module 5: MODE[4:0] configuration strap override settings not reset to chip defaults

DESCRIPTION

The Strap override registers EP2.2 and EP2.81 should be reset to hardware defaults, upon assertion of register 0 bit 15 (PHY Hard Reset [[RESET]]) but are not. As a result, an overwrite-defaults operation needs to be performed anytime that register 0 bit 15 is used.

END USER IMPLICATIONS

A software workaround sequence to return the EP2.2 and EP2.81 registers to their hardware defaults should be applied, just prior to asserting register 0 bit 15.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 6: 1000BASE-T Slave Mode cable reach improvement > 100m

DESCRIPTION

The default register settings of the device need to be optimized for better 1000BASE-T Slave linking performance, if connected to cable lengths > 100m.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. There is no negative side effects and therefore it is recommended to apply these settings irrespective of the PHY's actual environmental conditions.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 7: IEEE Clause 40 PMA compliance tests may fail

DESCRIPTION

The default register settings of the PHY's 1000BASE-T PMA are sub-optimal, and may result in UNH compliance failures for Clause 40 PMA Transmitter tests. The default register settings of the device need optimization.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. It is recommended to apply the settings unconditionally, for better PHY interoperability performance.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 8: Near-end loopback errors in 10BASE-T mode

DESCRIPTION

When the 10BASE-T datapath is configured for near-end loopback, clocking errors may result in traffic corruption. The default register settings of the device need updates.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. It is recommended to apply the settings unconditionally, for robust loopback performance in 10BASE-T mode.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 9: 1000BASE-T PMA EEE TX wake timer is non-compliant

DESCRIPTION

The hardware default of the PHY's 1000BASE-T PMA EEE TX wake timer exceeds the UNH IoL test maximum for the Waketx test.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. It is recommended to apply the settings unconditionally, to remain UNH compliant for the Clause 40 EEE Waketx test.

Work Around

This erratum has been addressed in MEPA v2021.12 and later.

This erratum will be addressed in Linux driver micrel.c, with patch uploads in March 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

LAN8804

Module 10: QSGMII interface may exceed T_TJ specification

DESCRIPTION

The QSGMII transmitter total jitter Max is 0.35 UIpp for the device. The QSGMII revision 1.3 specification for T_TJ Max limit is 0.3 UIpp.

END USER IMPLICATIONS

A QSGMII receiver connected to this PHY needs to support an excess of 0.05 UIpp total jitter, above and beyond the QSGMII R_TJ Max limit, in order for the QSGMII link to comply with the BER.

Work Around

Use the 125MHz PHY reference clock for improved T_TJ performance.

For Rev. C silicon:

To meet the QSGMII T_TJ specification, the 125MHz reference clock source must be used in conjunction with TVDDAL_SERDES/VDDTXL_SERDES and VDDAH_SERDES voltage levels meeting or exceeding the mid-point of their voltage range listed in the Power Consumption tables of the datasheet.

For Rev. B silicon:

Performance is not guaranteed beyond the data sheet specifications even with a 125MHz reference clock source.

PLAN

This erratum will not be corrected in a future revision.

Module 11: Late Collisions in half-duplex modes

DESCRIPTION

The PHY may incur Late Collisions while operating on a half-duplex network. The PHY delays which cause the Late Collisions are not limited to a particular speed, and the frequency of Late Collisions increases with longer cable media. As a result, half-duplex operation is not recommended except where higher-layer networking protocols can guarantee re-transmission in the event of frame loss at the Ethernet Layer, due to Late Collisions.

END USER IMPLICATIONS

The PHY may not successfully retransmit frames if it detects a collision while operating on a half-duplex network.

Work Around

Layer 3 (and above) communications protocols must be relied upon to detect and retransmit any lost segments of a packet transmission.

PLAN

Future plans for this erratum are in development.

Module 12: MII Isolate mode (mr0 Basic Control Register bit 10) not functioning

DESCRIPTION

Basic Control register mr0 bit 10 does not work and has no effect on the PHY when the bit value is changed. The PHY will remain in Non-Isolated (Normal operational) mode regardless of the mr0 bit 10 value.

END USER IMPLICATIONS

the MII Isolate function cannot be used.

Work Around

None.

PLAN

This erratum will not be corrected in a future revision.

Module 13: IEEE Clause 14 MAU compliance tests may fail

DESCRIPTION

The default register settings of the PHY's 10BASE-T/10BASE-Te transmitter are sub-optimal and may result in UNH compliance failures for Clause 14 MAU Transmitter tests. The default register settings of the device require optimization.

END USER IMPLICATIONS

An initialization script should be applied to each port of the quad-PHY. For better PHY interoperability performance, it is recommended to apply the settings unconditionally. The UNH compliance test case 14.1.7 - Transmitter Waveform for Start of TP_IDL may still marginally fail, with certain loads.

Work Around

This erratum has been addressed in MEPA v2022.09 and later. This erratum will be addressed in Linux driver micrel.c, with patch uploads in September 2022 to the net-next subsystem tree of the kernel.

PLAN

This erratum will not be corrected in a future revision.

Module 14: tx_config_reg bit 15 sent from the PHY is always 0

DESCRIPTION

The Q-USGMII transmitted link status bit [15] in the advertised tx_config_reg remains 0, regardless of actual media link state.

END USER IMPLICATIONS

A QSGMII/Q-USGMII receiver connected to this PHY cannot ascertain link status from the control information received from the PHY.

Work Around

None.

PLAN

Future plans for this erratum are in development.

LAN804

Module 15: LDO feature does not function correctly

DESCRIPTION

The on-chip LDO controller output in conjunction with pin **LDO_O** is unsupported.

END USER IMPLICATIONS

The external system must power the **VDDAL_x**, **VDDTXL_SERDES**, and **VDDCORE** rails of the PHY. The LDO output controller pin **LDO_O** is not guaranteed to function correctly, and therefore should be left unconnected.

Work Around

None.

PLAN

Future plans for this erratum are in development.

APPENDIX A: DOCUMENT REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS80001001B (07-06-22)	All	Updated document to reflect latest Revision C silicon.
	Modules 11. through 15.	Added new modules 11. through 15.
DS80001001A (02-02-22)	All	Initial release

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLog, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, Optolyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICS, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQi, SuperSwitcher, SuperSwitcher II, Switchtec, SyncroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668308257

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
 2355 West Chandler Blvd.
 Chandler, AZ 85224-6199
 Tel: 480-792-7200
 Fax: 480-792-7277
 Technical Support:
<http://www.microchip.com/support>
 Web Address:
www.microchip.com

Atlanta

Duluth, GA
 Tel: 678-957-9614
 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
 Tel: 774-760-0087
 Fax: 774-760-0088

Chicago

Itasca, IL
 Tel: 630-285-0071
 Fax: 630-285-0075

Dallas

Addison, TX
 Tel: 972-818-7423
 Fax: 972-818-2924

Detroit

Novi, MI
 Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
 Tel: 317-773-8323
 Fax: 317-773-5453
 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
 Tel: 949-462-9523
 Fax: 949-462-9608
 Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
 Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
 Tel: 61-2-9868-6733
China - Beijing
 Tel: 86-10-8569-7000
China - Chengdu
 Tel: 86-28-8665-5511
China - Chongqing
 Tel: 86-23-8980-9588
China - Dongguan
 Tel: 86-769-8702-9880
China - Guangzhou
 Tel: 86-20-8755-8029
China - Hangzhou
 Tel: 86-571-8792-8115
China - Hong Kong SAR
 Tel: 852-2943-5100
China - Nanjing
 Tel: 86-25-8473-2460
China - Qingdao
 Tel: 86-532-8502-7355
China - Shanghai
 Tel: 86-21-3326-8000
China - Shenyang
 Tel: 86-24-2334-2829
China - Shenzhen
 Tel: 86-755-8864-2200
China - Suzhou
 Tel: 86-186-6233-1526
China - Wuhan
 Tel: 86-27-5980-5300
China - Xian
 Tel: 86-29-8833-7252
China - Xiamen
 Tel: 86-592-2388138
China - Zhuhai
 Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
 Tel: 91-80-3090-4444
India - New Delhi
 Tel: 91-11-4160-8631
India - Pune
 Tel: 91-20-4121-0141
Japan - Osaka
 Tel: 81-6-6152-7160
Japan - Tokyo
 Tel: 81-3-6880- 3770
Korea - Daegu
 Tel: 82-53-744-4301
Korea - Seoul
 Tel: 82-2-554-7200
Malaysia - Kuala Lumpur
 Tel: 60-3-7651-7906
Malaysia - Penang
 Tel: 60-4-227-8870
Philippines - Manila
 Tel: 63-2-634-9065
Singapore
 Tel: 65-6334-8870
Taiwan - Hsin Chu
 Tel: 886-3-577-8366
Taiwan - Kaohsiung
 Tel: 886-7-213-7830
Taiwan - Taipei
 Tel: 886-2-2508-8600
Thailand - Bangkok
 Tel: 66-2-694-1351
Vietnam - Ho Chi Minh
 Tel: 84-28-5448-2100

EUROPE

Austria - Wels
 Tel: 43-7242-2244-39
 Fax: 43-7242-2244-393
Denmark - Copenhagen
 Tel: 45-4485-5910
 Fax: 45-4485-2829
Finland - Espoo
 Tel: 358-9-4520-820
France - Paris
 Tel: 33-1-69-53-63-20
 Fax: 33-1-69-30-90-79
Germany - Garching
 Tel: 49-8931-9700
Germany - Haan
 Tel: 49-2129-3766400
Germany - Heilbronn
 Tel: 49-7131-72400
Germany - Karlsruhe
 Tel: 49-721-625370
Germany - Munich
 Tel: 49-89-627-144-0
 Fax: 49-89-627-144-44
Germany - Rosenheim
 Tel: 49-8031-354-560
Israel - Ra'anana
 Tel: 972-9-744-7705
Italy - Milan
 Tel: 39-0331-742611
 Fax: 39-0331-466781
Italy - Padova
 Tel: 39-049-7625286
Netherlands - Drunen
 Tel: 31-416-690399
 Fax: 31-416-690340
Norway - Trondheim
 Tel: 47-7288-4388
Poland - Warsaw
 Tel: 48-22-3325737
Romania - Bucharest
 Tel: 40-21-407-87-50
Spain - Madrid
 Tel: 34-91-708-08-90
 Fax: 34-91-708-08-91
Sweden - Gothenberg
 Tel: 46-31-704-60-40
Sweden - Stockholm
 Tel: 46-8-5090-4654
UK - Wokingham
 Tel: 44-118-921-5800
 Fax: 44-118-921-5820