How to Drive GaN Enhancement Mode Power Switching Transistors

This application note sets out design guidelines and circuit layout considerations for the gate drive of GaN Systems enhancement mode power switching transistors. The first section covers basic principles and the following section shows a specific design example.

1. Principles of driver design

Gate characteristics

The equivalent gate circuit of a typical GaN Systems enhancement mode HEMT (E-HEMT) is shown in Figure 1. The model consists of two capacitors (CGS and CGD), and an internal gate resistor RG,int. Full enhancement of the channel requires VGS = 7V and the absolute maximum limit of VGS is +/-10V. Excessive inductance in the gate loop can drive the voltage beyond the rated maximum, which must be avoided. As the inductance increases, so does the ringing and peak voltage.

Compared to a Si MOSFET with similar size (on-state resistance), GaN systems E-HEMTs have:

a) Lower specified and peak gate voltage ratings, so a gate driver that is compatible with lower gate voltage operation is needed.

b) Much lower gate capacitance, meaning that the external gate resistor will typically have a much higher value. Combined with lower gate voltage, this also means significant lower gate drive power loss thus smaller and lower cost gate driver can be used. For example, GaN E-HEMT GS66508P has gate drive power loss about 17 times lower than state of art superjunction MOSFET (Coolmos IPP65R065C7) with equivalent Rds(on).

c) Lower transconductance, meaning that the gate should be driven close to the specified value, otherwise conduction losses will increase at higher currents.

d) A higher ratio of Miller capacitance (CGD) to gate capacitance (CGS). Having a relatively small CGS compared to the CGD means that the
switching speed can be better controlled as the Miller charge is controlled directly by the driver and is not damped by a large \( C_{GS} \).

**Fast switching edges**

Gallium nitride transistors are capable of switching at very high speed. The voltage slew rate may range from tens to hundreds of volts per nanosecond, and the current slew rate may be more than ten amps per nanosecond. Switching speed can be controlled by gate resistors. The following design guidelines should be used:

1) Design for as low inductance in the drain and source of the GaN transistor as possible.
2) Design for as low inductance in the gate drive circuitry as possible – the wider the traces and the shorter the gate drive loop the better. Choose a driver with a small outline surface-mount package designed for high speed operation.
3) There should be a ceramic capacitor between the driver \( V_{CC} \) and the driver RTN – recommended value between 2.2\( \mu F \) and 4.7\( \mu F \). This capacitor actually drives the transistor and needs to be placed as close to the driver and the transistor as possible. An additional de-coupling capacitor 0.1\( \mu F \) can be placed in parallel.
4) In order to minimize capacitive and inductive coupling the gate driving circuitry should be as far from the drain as possible. At the same time, the driving circuitry needs to be as close to the gate/source as possible – this minimizes the gate drive inductance which allows faster driving and lowers the gate to source voltage ringing.

**Low impedance gate drive**

Another consequence of the high slew rate is that it may cause high current \( I_{GD} \) to flow in the Miller capacitance \( C_{GD} \). If the driver is not properly designed this effect may cause the device to spuriously turn on when it is intended to be off. In a typical half bridge topology application as shown in Figure 2, the low side transistor Q\(_L\) is susceptible to cross conduction (or shoot-through) while high side transistor Q\(_H\) is being turned on if the induced gate voltage \( V_{GL} \) is higher than the gate threshold voltage. This increased risk of shoot-through current is a potential cause of...
unwanted losses and may damage the device by exceeding its safe ratings. Therefore it is important to select a driver that not only meets the drive and speed requirements but also provides a low impedance path (low pull-down resistance \(R_{\text{DRV\,(DOWN)}}\)) for the stray current caused by the high \(dv/dt\), as illustrated in Figure 2.

Below are the general gate drive design tips for preventing cross conduction:

- Minimize the gate loop inductance \(L_G\) by locating the driver as close to gate and source-sense pads as possible.
- Select a driver that has low pull-down output impedance.
- If gate resistor is used for slew rate control, consider using separate turn-off gate resistor to minimize the impedance during turn-off.
- Optimize the turn-on speed to limit the \(dv/dt\).
- More advanced techniques, such as “Active Miller Clamping”, may be used to provide a low impedance path without compromising the turn-off slew rate control. Although some gate driver ICs have an integrated Active Miller Clamping function, most of them are not compatible with a 7V gate drive voltage. Instead a discrete method of adding a PNP transistor [1] can be implemented to bypass Miller current and provide a low impedance path during turning-off.

**Gate resistors**

The slew rate of a GaN Systems E-HEMT can be easily controlled by using a gate resistor. The following are general recommendations for selecting gate resistors:

- Start with a turn-on gate resistor between 10 and 20\(\Omega\), which results in approximately 40-80V/ns \(dv/dt\) slew rate for the GS66508P. The value can then be adjusted empirically to achieve the desired slew rate.
- A smaller turn-off resistor can be used for better immunity to cross conduction. If the driver does not support a separate turn-off resistor, use a diode in parallel as shown in Figure 3. Having a much smaller gate charge means a significantly lower gate drive power loss so a smaller surface mount resistor such as 0603 can be used for the gate resistors, which also allows the driver to be placed closer to the gate and thus provides a tighter gate loop layout.
- The values for gate resistors need to be optimized based on the specific application requirements (switching loss, EMI and overshoot).
Source-sense (Kelvin) connection

The inductance in the connection to the source of the transistor is a critical issue because the amount of ringing on the gate due to the high slew rate is a function of the amount of source inductance present (Figure 4). To address this, the GaNPX™ package provides exceptionally low internal inductance - but nevertheless there is external inductance that contributes to the effect. The purpose of the “source sense” connection is to separate the gate loop from the drain-source loop to minimize the adverse effects of the parasitic inductances. For this reason the gate driver circuit ground return (either isolated or shared with the control circuit) must be referenced to the source-sense signal using a star point connection.

Reverse conduction

A GaN E-HEMT does not have an intrinsic body diode and there is zero reverse recovery charge. However the device is naturally capable of reverse conduction and exhibits different characteristics depending on the gate voltage. At the system level the reverse conduction capability can be advantageous compared to an IGBT because no anti-parallel diodes are required.

In the on-state ($V_{GS} = 7V$) the reverse conduction characteristics of a GaN Systems E-HEMT is similar to that of a silicon MOSFET, with the IV curve symmetrical about the origin.

The reverse characteristic with $V_{GS} \leq 0V$ is different from that of silicon MOSFET. The GaN device has no body diode but in the reverse direction it starts to conduct when the gate voltage with respect to the drain ($V_{GD}$) exceeds the gate threshold voltage. The
device then exhibits a channel resistance similar to $R_{DS(on)}$. It can be modeled as a kind of “body diode” but with higher $V_F$ and no reverse recovery charge.

If a negative gate voltage $V_{GS(OFF)}$ is used to enforce the off-state, the source-drain voltage must be higher than $V_D+V_{GS(OFF)}$ in order for the device to turn on in the reverse direction. Therefore a negative gate voltage will add to the reverse voltage drop “$V_F$” and hence increase the reverse conduction loss.

**Driving the gate negative**
A technique sometimes used to guard against spurious turn-on is to turn the device off by applying a negative voltage on the gate (for example, $V_{GS} = -2$V) to firmly enforce the off-state in the presence of voltage and current spikes. This approach can be effective but it increases reverse conduction losses as discussed above. Also, it adds some cost and complexity because it requires a negative supply rail to be provided or generated.

**Gate voltage clamping**
The peak gate-to-source voltage should always be kept within the absolute maximum rating of +/-10V during operation. The Miller capacitance combined with parasitic inductance and a fast switching transition may induce over- or undershoot voltage spikes that could possibly exceed the maximum rating. This can typically be avoided by optimizing the gate driver design and PCB layout. In case high voltage spikes still remain, a zener diode and/or ceramic capacitor can be placed between gate and source for additional gate protection.

A 7.5V zener diode (i.e. MM2Z7V5) in parallel with additional $C_{GS}$ between 100pF to 470pF has been proven to be effective on clamping voltage spikes (Figure 6). However, special care should be taken when adding a zener diode and capacitors on the gate:
• If a negative gate voltage is used for the off-state, use two zener diodes connected back to back as shown above.
• Place zener diodes and capacitors as close to the gate as possible for effective voltage clamping.
• Added gate capacitance increases the gate drive and switching losses. A Zener diode also carries considerable amount of parasitic capacitance.

Adding a Zener diode may not be effective at absorbing very high frequency ringing. A Zener diode also adds a non-linear, voltage- and frequency-dependent capacitance to the gate loop RLC circuit which sometimes may even induce gate oscillation.

2. Gate driver selection

General driver requirements
A GaN Systems E-HEMT can be driven by a standard MOSFET gate driver as long as it supports 7V gate drive and its UVLO threshold is compatible with 7V operation. Many MOSFET drivers support a universal wide operating voltage range from 4.5 to 35V and can be easily adapted for driving a GaN E-HEMT. For optimum high speed switching performance, drivers with following characteristics are recommended:

• Low inductance, small surface mount package
• Low output pull-down (sink) impedance, 2 Ω or less
• Peak output current of at least 4A

High side gate drive
Special care should be taken when selecting and using the standard half bridge drivers for a high side device. First, many high side or half bridge MOSFET drivers are not compatible with a 7V gate drive due to their high under-voltage lockout (UVLO) threshold. Secondly, most non-isolated high side gate drivers use a simple bootstrap method with diode and capacitor to generate the gate voltage for the high side drive. It works well with most Si MOSFET half bridge applications but may not be able to provide accurate gate voltage regulation for GaN E-HEMT, as shown in Figure 7:

• The high voltage bootstrap diode $D_b$ has typical forward drop $V_F = 0.8-1.0V$ and is current dependent.
• The switching node voltage $V_{SW}$ can be pulled below or above the ground reference COM depending on the current flow. For example, using 10A and
50mΩ $R_{ds(on)}$, the switching node voltage can swing from -2.5V when current flows in reverse conduction to +0.5V for forward conduction. This results in more than +/-20% change (5.5 – 8.5V) on the bootstrap voltage.

- In addition to static voltage drop, parasitic inductance also creates a negative “below ground” undershoot voltage spike on $V_{SW}$ under high di/dt switching transition.

Although a GaN E-HEMT can still be driven with a lower gate voltage, such as 5V in the example given, the device channel will not be fully enhanced and thus there will be a higher conduction loss. One possible solution is to use a higher input voltage (12V) and add post regulation using an LDO voltage regulator after the bootstrap diode. Alternatively a floating isolated gate driver can be used for the high side gate drive.

**Isolated gate drive**

A discrete digital isolator in conjunction with an isolated power supply, or an integrated isolated driver chip, can be used to provide full galvanic isolation between the input and driver output stage. Follow the tips below when designing the isolated gate driver:
Select an isolator that matches or exceeds following specifications:
- High common mode transient immunity and low input-output parasitic capacitance ($C_{IO} \leq 2\, pF$). This is particularly critical for high side driving as the switch node voltage can have very high $dv/dt$ slew rate.
- Active low state output. If device has a fail-safe or ULVO mode, ensure that it latches the output to low state during the protection mode.

Minimize the inter-winding parasitic capacitance when designing or selecting the isolated power supply.

The PCB layout is critical: avoid placing traces and ground plane under the isolator to minimize the stray capacitance on the board across the isolation barrier.

3. Gate driver example

Figure 8 shows an example of an isolated gate driver circuit for 650V GaN E-HEMT. It was designed for a double pulse testing board and has been tested up to 600V and 40A switching in a half bridge configuration. The full bill of materials can be found in Table 1.

Gate Driver IC

U5 is single 9A high speed low side gate driver IXDN609SI. Alternatively TC4422, FAN3122 or other drivers that are compatible with a 7V gate drive can be used. Gate resistors $R_{G1}$ and $R_{G2}$ values are for reference only and can be adjusted for slew rate control. To minimize gate loop inductance, place U5 and $R_{G1}/R_{G2}$ as close to G and SS pads as possible. $R_{5}/C_{9}$ and D1 form a rising edge delay circuit and are optional for dead time control.

Isolator

Si8410 is used for digital signal isolation. Alternatively Si8610 or other high speed isolators with equivalent or better specification can be used. If a standard 50Ω impedance output is connected to the gate drive PWM input, a 50Ω impedance matching resistor should be added between PWM_IN and PWM_RTN. Additional ferrite beads or common mode choke may be added between PWM input and U4 to suppress noise and excess ringing if needed.

Isolated Power Supply

The gate driver power supply is isolated by U2 which converts the +5V to a +9V isolated output. U1 is a 100mA low drop out voltage regulator and its output is set by R1 and R2 to provide a +7V gate driving voltage. The digital isolator also requires +5V on the isolated side and it is powered by U3 (LDO 5V fixed output 50mA).
Figure 8: GaN E-HEMT Gate Driver Example
## Bill of Materials

<table>
<thead>
<tr>
<th>Reference</th>
<th>Quantity</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Manufacturer P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1,C6,C11</td>
<td>3</td>
<td>CAP CER 0.22UF 35V 20% X7R 0603</td>
<td>TDK</td>
<td>C1608X7R1V224M080AB</td>
</tr>
<tr>
<td>C2,C8,C13</td>
<td>3</td>
<td>CAP CER 1UF 25V 10% X7R 0805</td>
<td>KEMET</td>
<td>C0805C105K3RACAUTO</td>
</tr>
<tr>
<td>C3,C4</td>
<td>2</td>
<td>CAP CER 10UF 10V 10% X7R 0805</td>
<td>KEMET</td>
<td>C0805C106K8RACUT</td>
</tr>
<tr>
<td>C5</td>
<td>1</td>
<td>CAP CER 10UF 16V 10% X7R 1206</td>
<td>KEMET</td>
<td>C1206C106K4RACUT</td>
</tr>
<tr>
<td>C7,C10</td>
<td>2</td>
<td>CAP CER 4.7UF 16V 10% X5R 1206</td>
<td>KEMET</td>
<td>C1206C475K4PACUT</td>
</tr>
<tr>
<td>C9</td>
<td>1</td>
<td>CAP CER 100PF 50V 5% NPO 0603</td>
<td>KEMET</td>
<td>C0603C101J5GACUT</td>
</tr>
<tr>
<td>C12</td>
<td>1</td>
<td>CAP CER 22PF 25V 5% NPO 0603</td>
<td>KEMET</td>
<td>C0603C220J3GACAUTO</td>
</tr>
<tr>
<td>D1</td>
<td>1</td>
<td>DIODE SCHOTTKY 30V 0.03A SOD523</td>
<td>DIODES INC</td>
<td>SDM03U40-7</td>
</tr>
<tr>
<td>Q1</td>
<td>1</td>
<td>GAN TRANS E-MODE 650V 34A GANPX</td>
<td>GAN SYSTEMS</td>
<td>GS66508P</td>
</tr>
<tr>
<td>RG1,RG2</td>
<td>2</td>
<td>RES 20R 1/10W 1% SMD 0603</td>
<td>VISHAY DALE</td>
<td>CRCW060320R0FKEA</td>
</tr>
<tr>
<td>R1</td>
<td>1</td>
<td>RES 24.9K 1/10W 1% SMD 0603</td>
<td>VISHAY DALE</td>
<td>CRCW060324K9FKEA</td>
</tr>
<tr>
<td>R2</td>
<td>1</td>
<td>RES 10K 1/10W 1% SMD 0603</td>
<td>VISHAY DALE</td>
<td>CRCW060310K0FKEA</td>
</tr>
<tr>
<td>R3</td>
<td>1</td>
<td>RES 392R 1/2W 1% SMD 1206</td>
<td>STACKPOLE</td>
<td>RNCP1206FD392R</td>
</tr>
<tr>
<td>R4</td>
<td>1</td>
<td>RES 49R9 1/10W 1% SMD 0603</td>
<td>VISHAY DALE</td>
<td>CRCW060349R9FKEA</td>
</tr>
<tr>
<td>R5</td>
<td>1</td>
<td>RES 1K00 1/10W 1% SMD 0603</td>
<td>VISHAY DALE</td>
<td>CRCW06031K00FKEA</td>
</tr>
<tr>
<td>T1</td>
<td>1</td>
<td>COMMON MODE CHOKE 830UH 5.2A T/H 4PIN</td>
<td>RECOM POWER</td>
<td>CMC-08</td>
</tr>
<tr>
<td>U1</td>
<td>1</td>
<td>IC REG LDO ADJ 100MA SOT89-5</td>
<td>TOREX</td>
<td>XC62162C02PR-G</td>
</tr>
<tr>
<td>U2</td>
<td>1</td>
<td>DC/DC CONV 5V-9V ISO 2W SIP-7</td>
<td>MURATA</td>
<td>MEJ2S0509SC</td>
</tr>
<tr>
<td>U3</td>
<td>1</td>
<td>IC REG LDO 5V 50MA SC70-5</td>
<td>TEXAS INSTR</td>
<td>TPS71550DCKR</td>
</tr>
<tr>
<td>U4</td>
<td>1</td>
<td>IC DIG ISOLATOR 1CH SOIC-8</td>
<td>SILICON LAB</td>
<td>SIB84108B-D-I5</td>
</tr>
<tr>
<td>U5</td>
<td>1</td>
<td>IC GATE DRIVER 9A N-INV SOIC-8</td>
<td>IXYS</td>
<td>IXDN609SI</td>
</tr>
</tbody>
</table>

*Table 1: Gate driver bill of materials*
PCB Layout

Figure 9 depicts an example of a gate driver layout in a half bridge application. The gate driver U5 and the gate resistors Rg are placed next to the gate and source-sense pins to minimize the gate loop inductance. C10 is the bypass capacitor that supplies the gate driving current so it must be located as close to U5 as possible. In this example C10 is placed at the bottom side, directly underneath the driver U5 VCC pin.

Figure 10 shows the bottom side of the PCB. For optimum performance the device thermal pad (substrate) is connected to the source by a copper plane on the bottom layer. A heatsink is attached to the PCB underneath the thermal pad. The gate driver ground plane (GND_GD) is referenced to the source-sense pad. Wide traces and multiple vias are used to provide a low impedance path from the power supply output to C10 and to the U5 VCC pin.
Switching waveforms

The gate driver circuits have been tested on a double pulse testing evaluation board and typical switching waveforms are shown in Figure 11 and Figure 12. The input voltage is 400VDC and the switching current is 33A. With a 10Ω gate resistor, this gate driver is capable of switching a single GaN transistor (GS66508P) at a dv/dt slew rate close to 80V/ns with a clean gate voltage waveform and minimal ringing during the switching transient.

Figure 11: Turn on waveforms (GS66508P, 400V/33A, $R_{G_{ON}} = 10\Omega$)

Figure 12: Turn off waveforms (GS66508P, 400V/33A, $R_{G_{OFF}} = 10\Omega$)
Summary

This note has outlined the circuit design and layout factors that should be considered when designing drive circuitry for GaN Systems very high performance enhancement mode power switching transistors. It has described a particular reference design illustrating these considerations, including bill of materials and PCB layout.

Reference

1. Fairchild Semi., Appl. note AN-5073 “Active Miller Clamp Technology”, 2013