

PRODUCT / PROCESS CHANGE NOTIFICATION

1. PCN basic data

1.1 Company	 STMicroelectronics International N.V
1.2 PCN No.	ADG/23/14294
1.3 Title of PCN	VN9D30Q100FTR (XV99): Product Optimization (EC silicon revision)
1.4 Product Category	VN9D30Q100FTR
1.5 Issue date	2023-09-15

2. PCN Team

2.1 Contact supplier	
2.1.1 Name	ROBERTSON HEATHER
2.1.2 Phone	+1 8475853058
2.1.3 Email	heather.robertson@st.com
2.2 Change responsibility	
2.2.1 Product Manager	Mario ASTUTI,Carmelo PISTRITTO
2.2.2 Marketing Manager	Rosario RUGGERI
2.2.3 Quality Manager	Daniela FAZIO

3. Change

3.1 Category	3.2 Type of change	3.3 Manufacturing Location
General Product & Design	Die redesign : Mask or mask set change with new die design like metallization (specifically chip frontside) or bug fix	ST CT8 Catania (Italy) 8" Wafer Fab

4. Description of change

	Old	New
4.1 Description	Silicon rev. EA	Silicon rev. EC
4.2 Anticipated Impact on form,fit, function, quality, reliability or processability?	No impact	

5. Reason / motivation for change

5.1 Motivation	Product Optimization
5.2 Customer Benefit	SERVICE IMPROVEMENT

6. Marking of parts / traceability of change

6.1 Description	Dedicated Finished Good Code
-----------------	------------------------------

7. Timing / schedule

7.1 Date of qualification results	2023-09-07
7.2 Intended start of delivery	2023-12-21
7.3 Qualification sample available?	Upon Request

8. Qualification / Validation

8.1 Description	14294 RRLGS20030_VN9D30Q100F_XV99_QFN6x6_CLB_M0A9_5.0.pdf		
8.2 Qualification report and qualification results	Available (see attachment)	Issue Date	2023-09-15

9. Attachments (additional documentations)

14294 Public product.pdf 14294 details.pdf 14294 RRLGS20030_VN9D30Q100F_XV99_QFN6x6_CLB_M0A9_5.0.pdf
--

10. Affected parts		
10. 1 Current		10.2 New (if applicable)
10.1.1 Customer Part No	10.1.2 Supplier Part No	10.1.2 Supplier Part No
	VN9D30Q100FTR	

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved



Product/process change notification: VN9D30Q100FTR (XV99): Product Optimization (EC silicon revision)

ADG/23/14294

Product family	Technology	Package
VN9D30Q100FTR		VFQFPN 6X6X1

(optional)

Description of the change

Due to product optimization new silicon revision (revision EC) has been qualified

Reason

Product optimization

Date of implementation

From December 2023

Impact of the change

Form	No Impact
Fit	No Impact
Function	No Impact
Reliability	No Impact
Processibility	No Impact

Qualification of the change

Qualification report included in this communication.

[14294 RRLGS20030_VN9D30Q100F_XV99_QFN6x6_CLB_M0A9_5.0.pdf](#)

IMPORTANT NOTICE—PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.



Public Products List

Public Products are off the shelf products. They are not dedicated to specific customers, they are available through ST Sales team, or Distributors, and visible on ST.com

PCN Title : VN9D30Q100FTR (XV99): Product Optimization (EC silicon revision)

PCN Reference : ADG/23/14294

Subject : Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

VN9D30Q100FTR		
---------------	--	--

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

Reliability Evaluation Report

VN9D30Q100F (XV99)_QFN6x6

New Product Qualification

General Information	
Commercial Product:	VN9D30Q100F
Product Line:	XV99
Package:	QFN6x6
Silicon Technology:	VIPower® M0A9

Note: this report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the electronic device conformance to its specific mission profile for Automotive Application. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics or under the approval of the author (see below).

Revision history

Rev.	Changes description	Author	Date
1.0	- Preliminary with full results except for Power Temperature Cycling	F. Ceraulo	Dec 18, 2020
2.0	- With Power Temperature Cycling result	F. Ceraulo	Mar 11, 2021
3.0	- Physical Analysis on stresses parts after 1x AEC-Q100	F. Ceraulo	Jul 21, 2021
4.0	- To specify cumulative fails on summary short circuit table	F. Ceraulo	Aug 8, 2021
5.0	- To align ESD values	F. Ceraulo	Aug 30, 2023

Approved by

Function	Location	Name	Date
Division Reliability Manager	ST Catania (Italy)	A. Marmoni	Aug 8, 2021

TABLE OF CONTENTS

1. RELIABILITY EVALUATION OVERVIEW.....	3
1.1. OBJECTIVE	3
1.2. RELIABILITY STRATEGY AND TEST PLAN	3
1.2.1. RELIABILITY STRATEGY	3
1.2.2 TEST PLAN.....	4
1.3. CONCLUSION	4
2. PRODUCT CHARACTERISTICS	5
2.1. TRACEABILITY	5
2.2. PIN CONNECTION	6
2.3. BLOCK DIAGRAM	6
2.4. BONDING DIAGRAM	6
2.5. TRACEABILITY	7
2.5.1. WAFER FAB INFORMATION	7
2.5.2. ASSEMBLY INFORMATION.....	7
2.5.3. RELIABILITY TESTING INFORMATION	7
2.5.4. LOT INFORMATION	7
3. TESTS RESULTS SUMMARY	8
3.1. TEST RESULTS SUMMARY (TABLE).....	8
4. ANNEXES	12
4.1. SHORT CIRCUIT TEST RESULTS	12
4.2. PHYSICAL ANALYSIS AFTER 1X STRESS TEST DURATION.....	12
TERMS OF USE.....	16

1. Reliability Evaluation Overview

1.1. Objective

Aim of this report is to present the results of the reliability evaluations performed on **VN9D30Q100F** (XV99 as ST internal silicon line) to release the product in production.

The device is 6-channel high-side driver for Automotive application, manufactured with proprietary ST VIPower M0A9 Technology in ST CT8 Catania (Italy) 8" Wafer Fab and assembled in QFN6x6 package by ST Calamba (Philippines).

1.2. Reliability Strategy and Test Plan

1.2.1. Reliability strategy

Reliability trials performed as part of this reliability evaluation are in agreement with ST 0061692 and **AEC Q100 rev. H Grade 1** specification and are listed in below *Test Plan*. For details on test conditions, generic data used and specifications references refer to test results summary in section 3.

The VIPower M0A9 silicon Technology was fully AEC-Q100 qualified and released at mass production by means product **VN9D30Q100J** assembled in package PSSO16 (ST reference report #RRABDCT1910).

The VIPower M0A10 silicon Technology was fully AEC-Q100 qualified and released at mass production by means product **VN9D5D20FN** assembled in package QFN6x6 (ST reference report #RRLGS20025).

The **VN9D30Q100F** was classified Derivative of the above-mentioned test vehicle due to:

- from a silicon Technology standpoint **VN9D30Q100J** and **VN9D30Q100F** are exactly the same die;
- from a Package standpoint **VN9D5D20FN** is the max die size in package QFN6x6, gap between M0A9 and M0A10 Technologies is related only to a different EPY substrate.

Consequently, the qualification plan of **VN9D30Q100F** was based on 1 lot full AEC-Q100 using family data by the previous mentioned qualification activities.

1.2.2 Test Plan

AEC-Q100 TEST PLAN

TEST GROUP	TEST NAME	DESCRIPTION / COMMENTS	TEST FLAG
A Accelerated Environment Stress Tests	PC (JL3)	Preconditioning (JL3+3 reflows simulation)	Yes
	THB	Temperature Humidity Bias	Yes
	AC	Autoclave at 2atm	Yes
	TC	Temperature Cycling	Yes
	PTC	Power Temperature Cycling	Yes
	HTSL	High Temperature Storage Life	Yes
B Accelerated Lifetime Simulation Tests	HTOL	High Temperature Operating Life	Yes
	ELFR	Early Life Failure Rate	Yes
	EDR	Endurance Data Retention	Not Applicable
C Package Assembly Integrity Tests	WBS	Wire Bond Shear	Yes
	WBP	Wire Bond Pull	Yes
	SD	Solderability	Yes
	PD	Physical Dimension	Yes
	SBS	Solder Ball Shear	Not Applicable
	LI	Lead Integrity	Not Applicable
D Die Fabrication Reliability Tests	Test list is reported in section 5	Performed during process qualification	Similarity (generic data)
E Electrical Verification Tests	ESD (HBM)	Electrostatic Discharge (Human Body Model)	Yes
	ESD (CDM)	Electrostatic Discharge (Charged Device Model)	Yes
	LU	Latch Up	Yes
	ED	Electrical distribution	Yes
	FG	Fault grading	Not Applicable
	CHAR	Characterization	Yes
	EMC	Electromagnetic Compatibility	Yes
	SC	Short Circuit Characterization	Yes
	SER	Soft Error Rate	Not Applicable
	LF	Lead(Pb) Free: (see AEC-Q005)	Yes
F Defect Screening Tests		To be implemented starting from first production lot	No
G Cavity Package Integrity Tests		N/A: not for plastic packaged devices	Not Applicable

1.3. Conclusion

All reliability tests have been completed with positive results, neither functional nor parametric rejects were detected at final electrical testing, parameter drift analysis showed a good stability for all the tested parameters.

Based on the overall results obtained, VN9D30Q100F (XV99) product diffused in ST CT8 Catania (Italy) 8" Wafer Fab and assembled by ST Calamba (Shenzhen) has positively passed reliability evaluation performed in agreement to AEC_Q100 Rev. H specification Grade 1.

2. Product Characteristics

2.1. Generalities


VN9D30Q100F

Datasheet

6-channel high-side driver with 24-bit SPI interface for automotive applications

Features



QFN 6x6

Channel	V _{CC}	R _{ON} typ.	I _{MAX} typ.
0, 5	28 V	33 mΩ	31.5 A
1, 2, 3, 4	28 V	90 mΩ	14 A



- AEC-Q100 qualified
- General
 - Extreme low voltage operation for deep cold cranking applications (compliant with LV124, revision 2013)
 - 24-bit ST-SPI for full diagnostic and digital current sense feedback
 - Integrated 10-bit ADC for digital current sense
 - Integrated PWM engine with independent phase shift and frequency generation (for each channel)
 - Programmable Bulb/LED mode for all channels
 - Advanced limp-home functions for robust fail-safe system
 - Very low standby current
 - Optimized electromagnetic emissions
 - Very low electromagnetic susceptibility
 - Control through direct inputs and/or SPI
 - Compliant with European directive 2002/95/EC
- Diagnostic functions
 - Digital proportional load current sense
 - Synchronous diagnostic of over load and short to GND, output shorted to V_{CC} and OFF-state open-load
 - Programmable case overtemperature warning
- Protection
 - Two levels load current limitation
 - Self limiting of fast thermal transients
 - Undervoltage shutdown
 - Overvoltage clamp
 - Latch-off or programmable time limited auto restart (power limitation and overtemperature shutdown)
 - Load dump protected
 - Protection against loss of ground


Description

The VN9D30Q100F is a device made using STMicroelectronics VIPower technology. It is intended for driving resistive or inductive loads directly connected to ground. The device is protected against voltage transient on V_{CC} pin.


Programming, control and diagnostics are implemented via the SPI bus.

A digital current sense feedback for each channel is provided through an integrated 10-bit ADC with 0.1% of FSR. Dedicated trimming bits allow to adjust the ADC reference current.


2.2. Pin connection



2.3. Block diagram



2.4. Bonding diagram



2.5. Traceability

2.5.1. Wafer Fab information

Wafer fab name / location	ST Catania CTM8 (Italy)
Wafer diameter (inches)	8"
Silicon process technology	VIPower M0A9
Die finishing front side	Teos + SiN + Polymide
Die finishing back side	Ti-NiV-Ag
Die size (micron)	3070 x 2895 um
Metal levels/ materials/ thicknesses	3 levels Ti/AlCu/TiN (3.06 µm last level)

2.5.2. Assembly information (used only for Silicon Technology qualification)

Assembly plant name / location	ST Calamba (Philippines)
Package description	FRAME QFN 32L 6x6
Die attach material	Glue ATROX 800HT2V-P1
Wire bonding material/diameter	Cu 1.2mils, Cu 2.5mils
Molding compound material	RESIN HITACHI CEL 9240ZHF10W
Package Moisture Sensitivity Level (JEDEC J-STD020D)	MSL3

2.5.3. Reliability Testing information

Reliability laboratory location	STM Catania (Italy)
---------------------------------	---------------------

2.5.4. Lot Information

Lot1	59316YM	780290N201	
------	---------	------------	--

3. Tests Results Summary

3.1. Test results summary (table)

Test method revision reference is the one active at the date of reliability trial execution.

TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments
PC	A1	JESD22-A113 J-STD-020	24h bake@125°C, including 5 Temperature Cycling Ta=-40°C/+60°C MSL3 3x Reflow simulation Peak Reflow Temp= 260°C 100 Temperature Cycling Ta=-50°C/+150°C	1	550	550	0/550/1	Before THB/AC/TC/PTC/HTOL
THB	A2	JESD22 A101 JESD22 A110	Ta=85°C, 85%RH, Duration= 1000hrs	1	77	77	0/77/1	
AC	A3	JESD22 A102 or JESD22 A118 or JESD22- A101	ENV. SEQ. Environmental Sequence TC (Ta=-55°C / +150°C for 100 cycles) + AC (Ta=121°C, Pa=2atm for 96 hours)	1	77	77	0/77/1	
TC	A4	JESD22 A104	Ta=-55°C / +150 °C Duration= 1000cy	1	77	77	0/77/1	
PTC	A5	JESD22 A105	Vcc: 16V; PWM: 100Hz Duty Cycle: 68% Load: 1x10W for CH1-CH4 Load: 1x P27W for CH0, CH5 Ta=-40°C / +125 °C Duration=1000 cyc	1	45	45	0/45/1	
HTSL	A6	JESD22 A103	Ta= 150°C Duration= 1000hrs	1	45	45	0/45/1	

TEST GROUP B – ACCELERATED LIFETIME SIMULATION TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments
HTOL	B1	JESD22 A108	Bias dynamic stress (OLT) T _J =150°C Duration= 1000hrs	1	77	77	0/77/1	V _{CC} : 16V Load: 1x10W for CH1-CH4 Load: 1x P27W for CH0, CH5 PWM: 100Hz Duty Cycle: 68% Duration: 1000 hours
HTOL	B1	JESD22 A108	Bias static stress (HTB) T _a =150°C, V _{CC} =28V Duration= 1000hrs	-	-	-	-	Family approach VN9D30Q100J
ELFR	B2	AEC-Q100-008	T _a max=150°C Duration=24hrs	3	800	2400	0/800/3	Family data
EDR	B3	AEC-Q100-005	Specific tests and conditions to be defined in case of NVM	-	-	-	-	Not Applicable

TEST GROUP C – PACKAGE ASSEMBLY INTEGRITY TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments
WBS	C1	AEC-Q100-001 AEC-Q003	Wire Bond Shear: (Cpk > 1.67)	1	min 5 units	min 5 units	All measurement within spec limits	30 bonds/minimum 5 units
WBP	C2	Mil-STD-883, Method 2011 AEC-Q003	Wire Bond Pull: (Cpk > 1.67)	1	min 5 units	min 5 units	All measurement within spec limits	30 bonds/minimum 5 units
SD	C3	JESD22 B102 JSTD-002D	Solderability: (>95% coverage) 8hr steam aging prior to testing	1	15	15	All measurement within spec limits	
PD	C4	JESD22 B100, JESD22 B108 AEC-Q003	Physical Dimensions: (Cpk > 1.67)	1	10	10	All measurement within spec limits	
SBS	C5	AEC-Q100-010 AEC-Q003	Only for BGA package	-	-	-	-	Not Applicable
LI	C6	JESD22 B105	Not required for Surface Mount Devices	-	-	-	-	Not Applicable

TEST GROUP D – DIE FABRICATION RELIABILITY TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments
EM	D1	JESD61	Data, test method and criteria available upon request	–	–	–	–	Technology Family data
TDDB	D2	JESD35	Data, test method and criteria available upon request	–	–	–	–	
HCI	D3	JESD60 & 28	Data, test method and criteria available upon request	–	–	–	–	
NBTI	D4	JESD90	Data, test method and criteria available upon request	–	–	–	–	
SM	D5	JESD61, 87, & 202	Data, test method and criteria available upon request	–	–	–	–	

TEST GROUP E – ELECTRICAL VERIFICATION

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments
TEST	E1	User/Supplier Specification	Pre and Post Stress Electrical Test	All	All	All	Passed	All parametric and functional tests
HBM	E2	AEC-Q100-002	Target: $\pm 2\text{kV}$	1	See test method		VCC; OUT _{0,1,2,3,4,5} : $+\text{-}4\text{KV}$ DI0, DI1: $+\text{-}1.5\text{KV}$ PMW_CLK, VDD, SDO, SCK, SDI CSN: $+\text{-}1.5\text{KV}$	
CDM	E3	AEC-Q100-011	Target: $\pm 750\text{V}$ on corner pins $\pm 500\text{V}$ all others	1	See test method		All pins: $\pm 1000\text{V}$	
LU	E4	AEC-Q100-004	Current Injection Class I – Level B (see notes for criteria)	1	6	6	Device passes class II level B $\pm 50\text{mA}$ at $V_{CC}=28\text{V}$ Overvoltage: passed	
ED	E5	AEC-Q100-009 AEC-Q003	Electrical Distributions: (Test @ Rm/Hot/Cold) (where applicable, Cpk > 1.67)	1	30	30	Passed	Performed with testing program applied on present silicon cut
EMC	E9	SAE J1752/3	Electromagnetic Compatibility (Radiated Emissions)	–	–	–	–	
SC	E10	AEC Q100-012	Short Circuit Characterization	3	40	120	See results in section 4 of this report	
SER	E11	JESD89-1 JESD89-2 JESD89-3	Applicable to devices with memory	–	–	–		Not Applicable
LF	E12	AEC-Q005	Lead(Pb) Free: (see AEC-Q005)	–	–	–		Covered by Test Group A&C

TEST GROUP F – DEFECT SCREENING TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments		
PAT	F1	AEC-Q001	Process Average Testing: (see AEC-Q001)		Not performed on qualification lots. It will be implemented starting from first production lot					
SBA	F2	AEC-Q002	Statistical Bin/Yield Analysis: (see AEC-Q002)							

TEST GROUP G – CAVITY PACKAGE INTEGRITY TESTS

Test	#	Reference	AEC-Q100 STM Test Conditions	Lots	S.S.	Total	Results FAIL/SS/Lots	Comments		
MS	G1	JESD22 B104	Mechanical Shock		Not Applicable: not for plastic packaged devices					
VFV	G2	JESD22 B103	Variable Frequency Vibration							
CA	G3	MIL-STD-883 Method 2001	Constant Acceleration							
GFL	G4	MIL-STD-883 Method 1014	Gross and Fine Leak							
DROP	G5		Drop Test, Package Drop							
LT	G6	MIL-STD-883 Method 2004	Lid Torque							
DS	G7	MIL-STD-883 Method 2019	Die Shear							
IWV	G8	MIL-STD-883 Method 1018	Internal Water Vapor							


4. ANNEXES

4.1. SHORT CIRCUIT TEST RESULTS


AEC-Q100 STM `Test Conditions	Stressed Output	Samples Size/Lots	Cumulative Failures	# of Cycles	Grade
Cold Short Circuit, Autorestart, Long Pulse (300ms), Tc_start=+25°C, Load	All channels 5units/channel	30/3	No fail	>1M	Grade A
Cold Short Circuit, Autorestart, Long Pulse (300ms), Tc_start=-40°C, Load	All channels 5units/channel	30/3	No fail	>300K	Grade B
Hot Repetitive Short Circuit, Load	All channels 5units/channel	30/3	No fail	>1K hours	
Latch mode Tc_start=+85°C, Load	All channels 5units/channel	30/3	No fail	>1M	Grade A

4.2. PHYSICAL ANALYSIS AFTER 1x STRESS TEST DURATION

The Scanning Acoustic Microscopy (SAM) analysis after ES, TC, HTSL and THB stress tests show no significant delamination at the die and lead-frame interfaces with molding compound:



SAM (TOP) after Thermal Cycles (TC)



SAM (BTM) after Thermal Cycles (TC)

The internal visual inspection performed by Optical Microscopy pointed out neither significant degradation of metals or passivation nor corrosion/oxidation or remarkable passivation cracks:




Photo 1




Photo 2



Photo 3




Photo 4

VI after Thermal Cycles (TC): Cu 1.2mils pictures 1÷2, Cu 2.5mils pictures 3÷4

The Scanning Electron Microscopy (SEM) inspection after Thermal Cycles (TC) didn't show any significant wire-bonds degradation / fatigue:




Photo 1




Photo 2




Photo 3




Photo 4




Photo 5




Photo 6




Photo 7




Photo 8

SEM after Thermal Cycles (TC): Cu 2.5mils pictures 1÷4, Cu 1.2mils pictures 5÷8

Wire bonding strength after Thermal Cycles (TC), Temperature Humidity Bias (THB), High Thermal Storage (HTS) and Environmetal Sequence (ES) stress tests has been successfully verified through Wire Bond Pull (WBP) and Wire Bond Shear (WBS) test:

Wire Bond Pull (WBP)					
Stress test	Wire typology	Low Spec Limit (g)	Sample size	Result	Lot 1
Thermal Cycles	Cu 2.5mils	23	30 bonds from minimum 5 units	Avg value (g)	70.7
				Min value (g)	56.9
	Cu 1.2mils	5.5	30 bonds from minimum 5 units	Avg value (g)	13.0
				Min value (g)	10.7
Temperature Humidity Bias	Cu 2.5mils	23	30 bonds from minimum 5 units	Avg value (g)	64.9
				Min value (g)	46.9
	Cu 1.2mils	5.5	30 bonds from minimum 5 units	Avg value (g)	15.1
				Min value (g)	11.5
High Thermal Storage	Cu 2.5mils	23	30 bonds from minimum 5 units	Avg value (g)	73.2
				Min value (g)	53.4
	Cu 1.2mils	5.5	30 bonds from minimum 5 units	Avg value (g)	15.0
				Min value (g)	11.2
Environmental Sequence	Cu 2.5mils	23	30 bonds from minimum 5 units	Avg value (g)	67.9
				Min value (g)	56.9
	Cu 1.2mils	5.5	30 bonds from minimum 5 units	Avg value (g)	14.6
				Min value (g)	11.4

Wire Bond Shear (WBS)					
Stress test	Wire typology	Low Spec Limit (g)	Sample size	Result	Lot 1
Thermal Cycles	Cu 2.5mils	114.7	30 bonds from minimum 5 units	Avg value (g)	208.6
				Min value (g)	185.0
	Cu 1.2mils	26.9	30 bonds from minimum 5 units	Avg value (g)	39.6
				Min value (g)	32.5
Temperature Humidity Bias	Cu 2.5mils	117	30 bonds from minimum 5 units	Avg value (g)	219.3
				Min value (g)	208.0
	Cu 1.2mils	26	30 bonds from minimum 5 units	Avg value (g)	43.7
				Min value (g)	41.0
High Thermal Storage	Cu 2.5mils	117	30 bonds from minimum 5 units	Avg value (g)	225.2
				Min value (g)	205.0
	Cu 1.2mils	26	30 bonds from minimum 5 units	Avg value (g)	44.4
				Min value (g)	41.4
Environmental Sequence	Cu 2.5mils	117	30 bonds from minimum 5 units	Avg value (g)	217.3
				Min value (g)	201.0
	Cu 1.2mils	26	30 bonds from minimum 5 units	Avg value (g)	43.2
				Min value (g)	37.7

TERMS OF USE

BY ACCEPTING THIS REPORT, YOU AGREE TO THE FOLLOWING TERMS OF USE:

This Reliability Evaluation Report (the "Report") and all information contained herein is the property of STMicroelectronics ("ST") and is provided solely for the purpose of obtaining general information relating to an ST product. Accordingly, you hereby agree to make use of this Report solely for the purpose of obtaining general information relating to the ST product. You further acknowledge and agree that this Report may not be used in or in connection with any legal or administrative proceeding in any court, arbitration, agency, commission or other tribunal or in connection with any action, cause of action, litigation, claim, allegation, demand or dispute of any kind. You further acknowledge and agree that this Report shall not be construed as an admission, acknowledgement or evidence of any kind, including, without limitation, as to the liability, fault or responsibility whatsoever of ST or any of its affiliates, or as to the accuracy or validity of the information contained herein, or concerning any alleged product issue, failure, or defect. ST does not promise that this Report is accurate or error free and specifically disclaims all warranties, express or implied, as to the accuracy of the information contained herein. Accordingly, you agree that in no event will ST or its affiliates be liable to you for any direct, indirect, consequential, exemplary, incidental, punitive, or other damages, including lost profits, arising from or relating to your reliance upon or use of this Report. You further acknowledge and agree that the use of this Report in violation of these Terms of Use would cause immediate and irreparable harm to ST which could not adequately be remedied by damages. You therefore agree that injunctive relief is an appropriate remedy to enforce these Terms of Use.

Disclosure of this document to any non-authorized party must be previously authorized by ST only under the provision of a proper confidentiality contractual arrangement executed between ST and you and must be treated as strictly confidential.

At all times you will comply with the following security rules:

- Do not copy or reproduce all or part of this document
- Keep this document locked away
- Further copies can be provided on a "need to know basis", Please contact your local ST Sales Office or document writer

Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement, including, without limitation, the warranty provisions thereunder.

In that respect please note that ST products are not designed for use in some specific applications or environments described in above mentioned terms and conditions.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

Information furnished is believed to be accurate and reliable. However, ST assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license, express or implied, to any intellectual property right is granted by ST herein.

ST and ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior version of this document.

©2020 STMicroelectronics – All rights reserved