

PRODUCT / PROCESS CHANGE NOTIFICATION

1. PCN basic data

1.1 Company		STMicroelectronics International N.V
1.2 PCN No.		ADG/20/12304
1.3 Title of PCN		SPC582B5xE1x (FC60): Assembly and Final Testing Activation in Muar
1.4 Product Category		see list
1.5 Issue date		2020-10-02

2. PCN Team

2.1 Contact supplier	
2.1.1 Name	ROBERTSON HEATHER
2.1.2 Phone	+1 8475853058
2.1.3 Email	heather.robertson@st.com
2.2 Change responsibility	
2.2.1 Product Manager	Luca RODESCHINI
2.1.2 Marketing Manager	Matteo MOIOLI
2.1.3 Quality Manager	Alberto MERVIC

3. Change

3.1 Category	3.2 Type of change	3.3 Manufacturing Location
Transfer	Line transfer for a full process or process brick (process step, control plan, recipes) from one site to another site: Assembly site (SOP 2617)	ST Muar (Malaysia)

4. Description of change

	Old	New
4.1 Description	Assy and Final Test in ST Malta	Assy and Final Test in ST Muar
4.2 Anticipated Impact on form, fit, function, quality, reliability or processability?	No Impact	

5. Reason / motivation for change

5.1 Motivation	Capacity increase
5.2 Customer Benefit	CAPACITY INCREASE

6. Marking of parts / traceability of change

6.1 Description	Dedicated Finished Good Codes
-----------------	-------------------------------

7. Timing / schedule

7.1 Date of qualification results	2020-09-01
7.2 Intended start of delivery	2020-12-01
7.3 Qualification sample available?	Upon Request

8. Qualification / Validation

8.1 Description	12304 Validation.pdf	
8.2 Qualification report and qualification results	Available (see attachment)	Issue Date 2020-10-02

9. Attachments (additional documentations)

12304 Public product.pdf
12304 Validation.pdf
12304 Details.pdf

10. Affected parts		
10.1 Current		10.2 New (if applicable)
10.1.1 Customer Part No	10.1.2 Supplier Part No	10.1.2 Supplier Part No
	SPC582B50E1AD00X	
	SPC582B50E1CG00X	
	SPC582B60E1CD00X	
	SPC582B60E1MH00Y	

IMPORTANT NOTICE – PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

PRODUCT/PROCESS CHANGE NOTIFICATION


SUBJECT **SPC582B5xE1x (FC60): Assembly and Final Testing Activation in Muar**

IMPACTED PRODUCTS	ST silicon line FC60 assembled in TQFP 64 10x10x1.0 Exposed Pad Package: <ul style="list-style-type: none"> ⊕ SPC582B50E1CG00X ⊕ SPC582B50E1AD00X ⊕ SPC582B54E1BD00X ⊕ SPC582B54E1CG00X ⊕ SPC582B60E1CD00X ⊕ SPC582B60E1MH00X ⊕ SPC582B60E1MH00Y
MANUFACT. STEP	Assembly and Electrical Final Test
INVOLVED PLANT	ST Muar Plant (Malaysia)
CHANGE REASON	Service – Capacity Improvement
CHANGE DESCRIPTION	<p>Transfer of Back End related activities from ST Malta to ST Muar plant, including both Assembly and electrical Final Test</p> <p>Assembly transfer includes specific product's improvements linked to new solutions and processes availability, such as:</p> <ul style="list-style-type: none"> ⊕ Package Bill of Material: <ul style="list-style-type: none"> ○ move to High Density (HD) leadframe (different supplier) ○ move to 0.7mil wires diameter ⊕ Molding Process: <ul style="list-style-type: none"> ○ move to central top gate resin injection ○ move to new molding compound (Sumitomo EME-G700SLS) ⊕ Marking: re-layout and addition of 2D identifier. <p>Final Test transfer does not concern changes in test flow or equipment</p>


As far as assembly is concerned, additional details are here below provided.

High Density (HD) Leadframe: increased number of units per strip, from 30 to 64 units/strip.

Standard Frame 3x10
(30 units/strip)



High Density 4x16
(64 units/strip)



Unit level drawing (pad size, etc.) remains unchanged.

Central Top Gate Mold Injection: reduces stress and possible wire sweeping during molding process.

2D Marking: improves product's internal traceability.

Both changes are visible on package as shown:

Malta



Muar



Muar: Central Top Gate is visible at package's center.
2D Marking positioned at right top corner.

TRACEABILITY

New Finished Good (internal part number) code and Date Code

VALIDATION

Validation report included in this communication based on ZVEI (AEC-Q100/Q006) recommendations reported in the following table:

x SEMPA-08	Change of wire bonding	P	P	Material, diameter, change in bonding diagram and / or change in process resulting in a new technology	e.g. change from Auto C material e.g. change from 28µm to 22µm diameter e.g. change from stick bond to double bond e.g. change from stick bond to stick on ball bond
x SEMPA-11	Change of mold compound / encapsulation material	P	P	Change of mold compound / encapsulation material	e.g. change to green mold compound e.g. change of filler particles
x SEMPA-13	Change of product marking	I	P	Change of marking on device, and / or change in process resulting in a new technology (P) If change does not influence the integrity of the final product	(I) - g change of appearance (additional marking) (P) e.g. change from inkjet marking to laser marking or fin
x SEMPA-16	Change of direct material supplier	P	P	Change of suppliers for direct materials which are used in assembly process (BOM) (P) - If change does not influence the integrity of the final product	(I) - g change of wire material supplier, e.g. change to new mold compound supplier (P) e.g. change of additional lead-time supplier with specific lead-time manufacturing technology
x SEMPA-18	Move all or parts of production to a different assembly site	P	P	Assembly transfer or relocation, Includes transfer as well as additional site	A or B: impact on other type of changes de PROCESSES, ASSEMBLY and SEM-EG Check: any other type of process change is the transfer
x SEMPA-21	Molding / Encapsulation process	P	P	Change in process technique or molding / encapsulation. - If the change in process does not influence the integrity of the final product (P) If impact on product integrity is anticipated	(I) - e.g. tuning within process specification (P)
PACKAGING/SHIPPING					
EQUIPMENT					
x SEMPA-30	Move of all or part of electrical wafer test, audio/final test to a different test site	P	P	Tester transfer or relocation, Check: impact on SEM-ANU Includes transfer as well as additional site	Dual source strategy
					C Check if any other type of process change is the transfer

	<p>With reference to the above qualification plan, following trials are not performed:</p> <ul style="list-style-type: none">■ ELFR: silicon related, not applicable to assembly changes;■ EM: silicon related, not applicable to assembly changes;■ LI: not applicable to surface mount packages;■ SC: not applicable to microcontrollers;■ PTC: not applicable. <p>Electrical Final Test transfer validation is based on standard correlation exercise (data comparison)</p>
CURRENT PRODUCTS	Upon completion of the transition phase, products will be produced in Muar Plant only
REPORT	12304 Validation.pdf



Public Products List

Public Products are off the shelf products. They are not dedicated to specific customers, they are available through ST Sales team, or Distributors, and visible on ST.com

PCN Title : SPC582B5xE1x (FC60): Assembly and Final Testing Activation in Muar

PCN Reference : ADG/20/12304

Subject : Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

SPC582B60E1MH00Y	SPC582B54E1BD00X	SPC582B50E1CG00X
SPC582B50E1AD00X	SPC582B60E1CD00X	SPC582B54E1CG00X



IMPORTANT NOTICE – PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

RELIABILITY REPORTADG – Q&R Digital
Products**RR004920_01****Chorus1M eTQFP64 Muar-M40**

Reliability Report

Chorus1M eTQFP64 Muar Assy

M40

FAB transfer

General Information		Locations	
Product Line	FC60	Wafer fab location	Crolles 2
Product Description	Chorus1M	Final Assessment	
Product Group	ADG	Reliability assessment	Chorus1M eTQFP64 assembled in Muar is qualified according to AEC-Q100 rev.H and AEC-Q006 rev.A.
Product division	ADS		
Silicon process technology	CMOS M40		

DOCUMENT HISTORY

Version	Date	Author	Comment
1.0	31/08/2020	P.Epigrafi	First release

RELEASED DOCUMENT**Auth:** P.Epigrafi**Approved:** M.De Tomasi**Date:** 31/08/2020**Page:** 1 of 13

RELIABILITY REPORT**ADG – Q&R Digital
Products****RR004920_01****Chorus1M eTQFP64 Muar-M40****TABLE OF CONTENTS**

1 RELIABILITY EVALUATION OVERVIEW.....	3
1.1 OBJECTIVES	3
1.2 CONCLUSIONS	3
1.3 WAFER FAB INFORMATION	4
1.4 PACKAGE OUTLINE/MECHANICAL DATA.....	4
1.5 FINAL TESTING INFORMATION:.....	4
2 RELIABILITY PLAN AND TESTS RESULTS	5
2.1 CONDITIONS	5
2.2 TABLES ENTRY LEGEND	5
2.3 ACCELERATED ENVIRONMENTAL STRESS TEST (Q100 GROUP A).....	5
2.4 ACCELERATED LIFETIME SIMULATION TEST (Q100 GROUP B).....	7
2.5 PACKAGE ASSEMBLY INTEGRITY TEST (Q100 GROUP C).....	10
2.6 DIE FABRICATION RELIABILITY TEST (Q100 GROUP D)	10
2.7 ELECTRICAL VERIFICATION TEST (Q100 GROUP E).....	11
2.8 DEFECT SCREENING TEST (Q100 GROUP F).....	12
3 REVISION TRACKING.....	13

Auth: P.Epigrafi**Approved: M.De Tomasi****Date: 31/08/2020****Page: 2 of 13**

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

1 RELIABILITY EVALUATION OVERVIEW

1.1 Objectives

Aim of this document is to report the reliability trials results for Chorus1M eTQFP64 assy transfer from Malta to Muar.

Chorus1M eTQFP64 product diffused in Crolles and assembled in Malta is in mass production since 2017.

Purpose of the change is to transfer Back End site from ST Malta to ST Muar plant, including both assembly and electrical final test.

Assembly transfer includes specific product improvements linked to new solutions and processes availability, such as:

- Package Bill of Material:
 - o change from standard matrix to High Density (HD) matrix leadframe (different supplier) with increased number of units per strip. Unit level drawing (pad size, etc.) remains unchanged
 - o change wire diameter from 0.8mils to 0.7mils
 - o change of molding compound
- Molding Process: change to central top gate resin injection with the purpose to reduce stress and wire sweeping during molding process.

BOM comparison between Malta and Muar assy is reported in table at paragraph 1.4.

Assy reports are available for all qualification lots.

The qualification exercise for this change is in line with ZVEI Delta Qualification Matrix (ESD CDM performed in addition to ZVEI Requirements according to internal common practice) and it is in respect of AEC-Q100 rev.H and AEC-Q006 rev.A for copper wire qualification.

1.2 Conclusions

Chorus1M eTQFP64 assembled in Muar is qualified according to AEC-Q100 rev.H and AEC-Q006 rev.A.

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 3 of 13

RELIABILITY REPORT**ADG – Q&R Digital
Products****RR004920_01****Chorus1M eTQFP64 Muar-M40****1.3 Wafer fab information**

DIE FEATURES	
Product Code	<i>FC60</i>
Diffusion Site	<i>Crolles 2</i>
Wafer Diameter (inches)	<i>12</i>
Process Technology	<i>CMOS M40</i>
Passivation	<i>PSG + Nitride</i>
Die finishing back side	<i>Lapped Silicon</i>

1.4 Package outline/Mechanical data

	<i>eTQFP64 Malta Assy</i>	<i>eTQFP64 Muar Assy</i>
Package Description	<i>TQFP-EP 64 10X10X1.0 ExpadDown</i>	<i>TQFP-EP 64L 10X10X1.0 ExpadDown</i>
Assembly Site	<i>ST KIRKOP – MALTA</i>	<i>ST MUAR</i>
Die Attach material	<i>QMI9507</i>	<i>QMI9507</i>
Molding compound	<i>G700LS</i>	<i>G700SLS</i>
Substrate/Leadframe	<i>Standard Pre-plated</i>	<i>HD Pre-plated</i>
Wires bonding materials/diameters	<i>Cu 0.8mil</i>	<i>Cu 0.7mil</i>

1.5 Final testing information:

PACKAGE FEATURES	
Electrical Testing manufacturing location	: ST MUAR
Tester	: Teradyne J750

Auth: P.Epigrafi**Approved: M.De Tomasi****Date: 31/08/2020****Page: 4 of 13**

RELIABILITY REPORTADG – Q&R Digital
Products**RR004920_01****Chorus1M eTQFP64 Muar-M40****2 RELIABILITY PLAN AND TESTS RESULTS****2.1 Conditions**

Room test temperature is 25°C

Hot test temperature is 150°C

Cold test temperature is -40°C

2.2 Tables entry legend

Symbol	How to read
<input type="checkbox"/>	Action or condition has not to be considered
<input checked="" type="checkbox"/>	The action/condition has been done/applied during the trial
N.P.	The trial or readout is not in the Qualification Plan and thus has not been performed
N.A.	Not applicable
N.C.	Trial not completed yet

2.3 Accelerated Environmental Stress Test (Q100 Group A)

N	TEST NAME	CONDITIONS [SPEC]	Step	Results eTQFP64	Notes
A1	Pre Conditioning MSL 3	<p>[J-STD-020]</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input checked="" type="checkbox"/> Testing at Hot</p> <p><input checked="" type="checkbox"/> Testing at Cold</p> <p><input checked="" type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Die visual inspection post trial</p> <p><input checked="" type="checkbox"/> 100 Temperature Cycles</p> <p>24h bake@125°C, 192h@30°C/60%RH</p> <p>3x Reflow simulation 260°C Peak Temp</p>	Pre/Post	0/231 x 3	
A2	THB Temperature Humidity Bias	<p>[JESD22-A101/A110]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input checked="" type="checkbox"/> Testing at Hot</p> <p><input type="checkbox"/> Testing at Cold</p> <p><input checked="" type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Visual Inspection</p> <p><input checked="" type="checkbox"/> Cross section</p> <p>Ta=85°C, 85%RH, 1000hrs 2000hrs AEC-Q006</p>	2000 hrs	0/77x 3	

Auth: P.Epigrafi**Approved:** M.De Tomasi**Date:** 31/08/2020**Page:** 5 of 13

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

A3.a	THS Temperature Humidity Storage	<p>[JESD22-A101/A110]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input type="checkbox"/> Testing at Hot</p> <p><input type="checkbox"/> Testing at Cold</p> <p><input checked="" type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Visual Inspection</p> <p><input checked="" type="checkbox"/> Cross section</p> <p>Ta=85°C, 85%RH, 1000hrs</p>	1000 hrs	N.P.	
A3.b	AC Autoclave	<p>[JESD22-A102/A118]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input type="checkbox"/> Testing at Hot</p> <p><input type="checkbox"/> Testing at Cold</p> <p><input checked="" type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Visual Inspection</p> <p><input checked="" type="checkbox"/> Cross section</p> <p>P=2.08atm Ta=121°C, 96hrs</p>	96 hrs	0/77x 3	
A4	TC Temperature Cycling	<p>[JESD22-A104]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input checked="" type="checkbox"/> Testing at Hot</p> <p><input checked="" type="checkbox"/> Testing at Cold</p> <p><input checked="" type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Visual Inspection</p> <p><input checked="" type="checkbox"/> Cross section</p> <p>Ta=-55°C /+150 °C, 1000cyc 2000cyc AEC-Q006</p>	2000cyc	0/77x 3	

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 6 of 13

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

	A5	PTC Power Temperature Cycle	<p>[JESD22-A105]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input checked="" type="checkbox"/> Testing at Hot</p> <p><input checked="" type="checkbox"/> Testing at Cold</p> <p>Ta=-40°C /+125 °C 1000 cyc</p> <p>2000cyc AEC-Q006</p>	2000 cyc	N.P.	Not required on Chorus1M
	A6	HTSL High Temperature Storage Lifetime	<p>[JESD22-A103]</p> <p><input type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> Testing at Room</p> <p><input checked="" type="checkbox"/> Testing at Hot</p> <p><input type="checkbox"/> Testing at Cold</p> <p><input type="checkbox"/> Sonoscan pre / post</p> <p><input checked="" type="checkbox"/> WPT pre / post</p> <p><input checked="" type="checkbox"/> WBS pre / post</p> <p><input checked="" type="checkbox"/> Visual Inspection</p> <p><input checked="" type="checkbox"/> Cross section</p> <p>Ta= 150°C, 1000hrs 2000hrs AEC-Q006</p>	2000hrs	0/77x 3	

2.4 Accelerated Lifetime Simulation Test (Q100 Group B)

N	TEST NAME	CONDITIONS [SPEC]	Step	Results		Notes
				Step	Lot 1	
B1.a	HTOL High Temp. Operating Life	<p>[JESD22-A108]</p> <p><input checked="" type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> After 1k W/E cyc @125°C</p> <p><input checked="" type="checkbox"/> Testing at Room, Hot, Cold</p> <p><input checked="" type="checkbox"/> Drift Analysis on Key parameters</p> <p>Ta=125°C, VDD_HV=5.5V, VDD_LV=1.44V 168hrs (1000hrs monitor)</p>	168 hrs	N.P. 0/77 x 1 Chorus4M eTQFP64 assembled in Muar		Similarity with Chorus4M eTQFP64 (Muar Assy)
B1.b	LTOL High Temp. Operating Life	<p>[JESD22-A108]</p> <p><input type="checkbox"/> After Jedec PC MSL3</p> <p><input checked="" type="checkbox"/> After 1k W/E cyc @125°C</p> <p><input checked="" type="checkbox"/> Testing at Room, Hot, Cold</p> <p><input checked="" type="checkbox"/> Drift Analysis on Key parameters</p> <p>Ta=-40°C, VDD_LV=1.44V 1000hrs</p>	1000hrs	N.P.		

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 7 of 13

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

B2	ELFR Early Life Failure Rate	[AEC Q100-008] <input checked="" type="checkbox"/> Testing at Room, Hot Ta= 125°C, Tj=150°C BI+24 hrs	BI +24hrs	N.P.	Silicon stress trial, not significant for assembly changes. Line Stress performed instead
B3.1	HTDR High Temp. Data Retention	[AEC Q100-005] <input checked="" type="checkbox"/> After Jedec PC MSL3 <input checked="" type="checkbox"/> Testing at Room <input type="checkbox"/> Testing at Hot <input type="checkbox"/> Testing at Cold <input checked="" type="checkbox"/> After 1k W/E cyc @125°C <input checked="" type="checkbox"/> Vth Drift Analysis All0, Ta=150°C, 1000hrs (2000hrs monitoring)	2000 hrs	N.P.	
B3.2a	FET @25°C	[AEC Q100-005] <input checked="" type="checkbox"/> Testing at Room <input checked="" type="checkbox"/> Drift Analysis on Flash key parameters at Room, Hot, Cold Ta= 25°C 100k Write/Erase cyc	100k cyc	N.P.	
B3.2b	HTDR After FET	<input checked="" type="checkbox"/> Vth Drift Analysis Ta= 150°C, All0 Pattern 168hrs	168 hrs	N.P.	
B3.3a	FET @125°C	[AEC Q100-005] <input checked="" type="checkbox"/> Testing at Room <input checked="" type="checkbox"/> Drift Analysis on Flash key parameters at Room, Hot, Cold Ta= 125°C 100k Write/Erase cyc	100k cyc	N.P.	
B3.3b	HTDR After FET	<input checked="" type="checkbox"/> Vth Drift Analysis Ta= 150°C, All0 Pattern 168hrs	168 hrs	N.P.	
B3.4a	FET @-40°C	[AEC Q100-005] <input checked="" type="checkbox"/> Testing at Room <input checked="" type="checkbox"/> Drift Analysis on Flash key parameters at Room, Hot, Cold Ta= -40°C 100k Write/Erase cyc	100k cyc	N.P.	
B3.4b	HTDR After FET	<input checked="" type="checkbox"/> Vth Drift Analysis Ta= 150°C, All0 Pattern 168hrs	168 hrs	N.P.	

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 8 of 13

RELIABILITY REPORT**ADG – Q&R Digital
Products****RR004920_01****Chorus1M eTQFP64 Muar-M40**

B3.5	Read Disturb	After 10 W/E cyc @125°C Ta= 125°C; 4,5V Stress <1ppm after 6000hrs with ECC	Final	N.P.	
B3.6	Read Disturb	After 10k W/E cyc @125°C Ta= 125°C; 4,5V Stress <1ppm after 1 sec with ECC	Final	N.P.	

Auth: P.Epigrafi**Approved:** M.De Tomasi**Date:** 31/08/2020**Page:** 9 of 13

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

2.5 Package Assembly Integrity Test (Q100 Group C)

Test		Step	Results	
N	TEST NAME		eTQFP64	
C1	WBS Wire Bond Shear	[AEC Q100-001] At appropriate time interval for each bonder to be used 30 bonds x 5 devices	Final result	Passed
C2	WBP Wire Bond Pull	[MIL-STD883 method 2011] 30 bonds x 5 devices	Final result	Passed
C3	SD Solderability	[JEDEC JEDES22-B102] > 95% lead coverage	Final result	Passed
C4	PD Physical Dimension	[JEDEC JEDES22-B100 and B108]	Final result	Passed
C5	SBS Solder Ball Shear	[AEC Q100-010]	Final result	N.A.
C6	LI Lead Integrity	[JEDEC JEDES22-B105]	Final result	N.A.

2.6 Die Fabrication Reliability Test (Q100 Group D)

Test			Step	RESULTS	Notes
N	TEST NAME	CONDITIONS			
D1	EM Electromigration	The data, test method, calculation and internal criteria should be available to the customer upon request for new technologies	Final result	DONE	Process qualification
D2	TDDB Time Dependent Dielectric Breakdown	The data, test method, calculation and internal criteria should be available to the customer upon request for new technologies	Final result	DONE	Process qualification
D3	HCI Hot Carrier Injection	The data, test method, calculation and internal criteria should be available to the customer upon request for new technologies	Final result	DONE	Process qualification
D4	NBTI Negative Bias Temperature Instability	The data, test method, calculation and internal criteria should be available to the customer upon request for new technologies	Final result	DONE	Process qualification
D5	SM Stress Migration	The data, test method, calculation and internal criteria should be available to the customer upon request for new technologies	Final result	DONE	Process qualification

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 10 of 13

RELIABILITY REPORT

ADG – Q&R Digital
Products

RR004920_01

Chorus1M eTQFP64 Muar-M40

2.7 Electrical Verification Test (Q100 Group E)

Test		CONDITIONS [AEC Q100]	Step	RESULTS	Notes
N	TEST NAME				
E2	ESD HBM	HBM = 2kV	Final result	N.P.	
E3	ESD CDM	CDM = 500V / 750V corner only	Final result	PASSED 0/3 per V level	
E4	LU	Current Injection Power supply sequence Oversupply on power supply @Room & Hot	Final result	N.P.	
E5	ED Electrical Distribution	[AEC Q100-009] ☒ Testing at Room ☒ Testing at Hot ☒ Testing at Cold	Final result	DONE	
E6	FG Fault Grading	[AEC Q100-007] FG shall be = or > 90% for qual units	Final result	DONE	
E7	CHAR Characterization	[AEC Q103] Performed on new technologies and part families. ☒ Testing at Room ☒ Testing at Hot ☒ Testing at Cold	Final result	N.P.	
E9	EMC Electromagnetic Compatibility	[SAE J1752/3 – radiated Emission]	Final result	N.P.	
E10	SC Short Circuit Characterization	[AEC Q100-012] Applicable to all smart power devices. This test and statistical evaluation shall be performed per agreement between user and supplier on a case-by-case basis.	Final result	N.A.	
E11	SER Soft Error Rate	[JEDEC Un-accelerated: JESD89-1 or Accelerated: JESD89-2 & JESD89-3] Applicable to devices with memory sizes 1Mbit SRAM or DRAM based cells. Either test option (un-accelerated or accelerated) can be performed, in accordance to the referenced specifications. This test and its accept criteria is performed	Final result	DONE	Process qualification
E12	LF Lead (Pb) Free [AEC Q005]	/	/	YES	

Auth: P.Epigrafi

Approved: M.De Tomasi

Date: 31/08/2020

Page: 11 of 13

RELIABILITY REPORTADG – Q&R Digital
Products**RR004920_01****Chorus1M eTQFP64 Muar-M40****2.8 Defect Screening Test (Q100 Group F)**

Test			Step	RESULTS	Notes
N	TEST NAME	CONDITIONS			
F1	PAT Process Average testing	[AEC Q101]	Final result	IMPLEMENTED	
F2	SBA Statistical Bin/Yield Analysis	[AEC Q102]	Final result	IMPLEMENTED	

Auth: P.Epigrafi**Approved:** M.De Tomasi**Date:** 31/08/2020**Page:** 12 of 13

RELIABILITY REPORT**ADG – Q&R Digital
Products****RR004920_01****Chorus1M eTQFP64 Muar-M40****3 REVISION TRACKING**

Rev 1.0
1. First Release

Auth: P.Epigrafi**Approved:** M.De Tomasi**Date:** 31/08/2020**Page:** 13 of 13