

## PRODUCT / PROCESS CHANGE NOTIFICATION

### 1. PCN basic data

1.1 Company		STMicroelectronics International N.V
1.2 PCN No.		ADG/17/10582
1.3 Title of PCN		Wafer Thickness Reduction for STL70N4LLF5 and STL15DN4F5 produced in Catania Front End Site
1.4 Product Category		Power MOSFET
1.5 Issue date		2017-11-24

### 2. PCN Team

2.1 Contact supplier	
2.1.1 Name	ROBERTSON HEATHER
2.1.2 Phone	+1 8475853058
2.1.3 Email	heather.robertson@st.com
2.2 Change responsibility	
2.2.1 Product Manager	Riccardo NICOLOSO
2.1.2 Marketing Manager	Antonino PELLEGRINO
2.1.3 Quality Manager	Vincenzo MILITANO

### 3. Change

3.1 Category	3.2 Type of change	3.3 Manufacturing Location
Wafer Fab (Process)	Backside finish modification except for wafer for sale: change in deposition material type/nature/thickness	Catania Front end

### 4. Description of change

	Old	New
4.1 Description	Back Side Grinding before metalization down to Final Wafer thickness = 200µm	Back Side Grinding before metalization down to Final Wafer Thickness = 70µm
4.2 Anticipated Impact on form,fit, function, quality, reliability or processability?	No Impact in terms of electrical, physical and functional aspects	

### 5. Reason / motivation for change

5.1 Motivation	Wafer thickness range rationalization on silicon lines assembled in PowerFLATTM with the target to optimize the process, materials usage and availability.
5.2 Customer Benefit	SERVICE IMPROVEMENT

### 6. Marking of parts / traceability of change

6.1 Description	by FG code and Q.A. number
-----------------	----------------------------

### 7. Timing / schedule

7.1 Date of qualification results	2018-03-18
7.2 Intended start of delivery	2018-04-08
7.3 Qualification sample available?	Upon Request

### 8. Qualification / Validation

8.1 Description	
8.2 Qualification report and qualification results	In progress

**9. Attachments (additional documentations)**

10582 Public product.pdf  
10582 PCN - Wafer Thickness Reduction for STL70N4LLF5 and STL15DN4F5 produced ....doc

**10. Affected parts**

<b>10. 1 Current</b>		<b>10.2 New (if applicable)</b>
<b>10.1.1 Customer Part No</b>	<b>10.1.2 Supplier Part No</b>	<b>10.1.2 Supplier Part No</b>
	STL15DN4F5	
	STL70N4LLF5	

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



life.augmented

Automotive Discrete Group (ADG)  
Power Transistor Division

**Process Change Notification**

**Wafer Thickness Reduction for STL70N4LLF5 and STL15DN4F5  
produced in Catania Front End Site**

Dear Customer,

Based on our continuous improvement policy and according to the rationalization plan currently running on our product portfolio, we are pleased to inform you that we are introducing a reduction on wafer thickness for products STL70N4LLF5 and STL15DN4F5 produced in Catania Front End site. The products are both assembled in our Shenzhen (China) back end in PowerFLAT<sup>TM</sup> package.

The change has been classified as Class 1 according to ZVEI and ST internal rules.

Assessment of impact on Supply Chain regarding following aspects		Remaining risks on Supply Chain?	
ID	Type of change	No	Yes
SEM-PW-03	New final wafer thickness	P	P

In the following pages we are reporting a detailed analysis of the change.  
The plan to complete the qualification is the following:

- Assembly Workability
- Reliability Assessment

Final Release by week 10/2018.

Sincerely Yours!

## Wafer Thickness Reduction for STL70N4LLF5 and STL15DN4F5 produced in Catania Front End Site

ST Part number:	<b>ST PN: STL70N4LLF5 / STL15DN4F5</b> Front End plant: <b>Catania M5</b> Package: <b>PowerFLAT™</b> Back End plant: <b>Shenzhen</b>																																		
Reason and background of the change	To rationalize the wafer thickness range on silicon lines assembled in PowerFLAT™ with the target to optimize the process, materials usage and availability.																																		
Detailed description of change(s), including affected type of changes	<p>Final Wafer thickness from (current) 200<math>\mu</math>m down to (new) 70<math>\mu</math>m</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 50%;">Old Process</th><th style="text-align: center; width: 50%;">New Process</th></tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 200<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul> </td><td> <ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 70<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul> </td></tr> </tbody> </table> <p style="text-align: center;"><b>Evaluation performed on Test Vehicle: STL70N4LLF5</b></p>			Old Process	New Process	<ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 200<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul>	<ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 70<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul>																												
Old Process	New Process																																		
<ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 200<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul>	<ul style="list-style-type: none"> <li>• Back Side Grinding           <ul style="list-style-type: none"> <li>◦ Wafer Thickness = 70<math>\mu</math>m</li> </ul> </li> <li>• Back Side Metal</li> </ul>																																		
	<p>The reduction wafer thickness will have two effects:</p> <ul style="list-style-type: none"> <li>- On-Resistance (<math>R_{DSon}</math>) reduction</li> <li>- Thermal Resistance (<math>R_{TH}</math>) reduction → improvement on product thermal behaviour</li> </ul> <p>Here below the outcome of the performed analysis:</p> <p style="text-align: center;"><b><math>R_{DSon} @ 10V / 9A (m\Omega)</math> (Samples Size &gt; 5000pcs)</b></p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 25%;">Item</th><th style="text-align: center; width: 25%;">Old Process</th><th style="text-align: center; width: 25%;">New Process</th><th style="text-align: center; width: 25%;">Delta</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">Avg</td><td style="text-align: center;">6.44</td><td style="text-align: center;">6.03</td><td style="text-align: center;">-6.1%</td></tr> <tr> <td style="text-align: center;">Stdev</td><td style="text-align: center;">0.15</td><td style="text-align: center;">0.15</td><td style="text-align: center;">0</td></tr> <tr> <td style="text-align: center;">@ 3*Sigma</td><td style="text-align: center;">6.89</td><td style="text-align: center;">6.48</td><td style="text-align: center;">-5.9%</td></tr> </tbody> </table> <p style="text-align: center;"><b><math>R_{TH j-case} (\text{°C/W})</math> (Sample Size 10pcs / Trial)</b></p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 25%;">Item</th><th style="text-align: center; width: 25%;">Old Process</th><th style="text-align: center; width: 25%;">New Process</th><th style="text-align: center; width: 25%;">Delta</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">Avg</td><td style="text-align: center;">1.60</td><td style="text-align: center;">1.35</td><td style="text-align: center;">-15.0%</td></tr> <tr> <td style="text-align: center;">Stdev</td><td style="text-align: center;">0.12</td><td style="text-align: center;">0.12</td><td style="text-align: center;">0</td></tr> <tr> <td style="text-align: center;">@ 3*Sigma</td><td style="text-align: center;">1.96</td><td style="text-align: center;">1.61</td><td style="text-align: center;">-13.0%</td></tr> </tbody> </table> <p style="text-align: center;"><b>Note:</b> The same conclusion can be extended to STL15DN4F5</p>			Item	Old Process	New Process	Delta	Avg	6.44	6.03	-6.1%	Stdev	0.15	0.15	0	@ 3*Sigma	6.89	6.48	-5.9%	Item	Old Process	New Process	Delta	Avg	1.60	1.35	-15.0%	Stdev	0.12	0.12	0	@ 3*Sigma	1.96	1.61	-13.0%
Item	Old Process	New Process	Delta																																
Avg	6.44	6.03	-6.1%																																
Stdev	0.15	0.15	0																																
@ 3*Sigma	6.89	6.48	-5.9%																																
Item	Old Process	New Process	Delta																																
Avg	1.60	1.35	-15.0%																																
Stdev	0.12	0.12	0																																
@ 3*Sigma	1.96	1.61	-13.0%																																
Impact on form, fit, function, or reliability.	No Change																																		
Datasheet	No Change																																		
Benefit of the change	<ol style="list-style-type: none"> <li>1. Increased Throughput due to material usage and process optimization</li> <li>2. Improvement on On-Resistance value → better margin versus specification</li> <li>3. Improvement on thermal behavior</li> <li>4. Improvement on service to customer according point 1 and 2.</li> </ol>																																		

<b>Planned Implementation date for change</b>	Qualification on going according to the plan reported at point below.																																
<b>Comparative analysis</b>	Except the $R_{DSon}$ and $R_{TH}$ , No impact on the other electrical static and dynamic parameters																																
<b>Qualification Plan</b>	<p>The qualification plan, elaborated according AEC-Q101, is the following:</p> <p>Test Vehicle: <b>STD70N4LLF</b>        Silicon Line: <b>5H4C</b></p> <table border="1"> <thead> <tr> <th>Item</th> <th>Description</th> <th>Status</th> <th>Sample Size</th> </tr> </thead> <tbody> <tr> <td><b>Workability</b></td> <td>Workability assessment during assembly           <ul style="list-style-type: none"> <li>• Wire Bond Strength</li> <li>• Wire Bond Shear</li> </ul> </td> <td>Done</td> <td>3 Lots</td> </tr> <tr> <td><b>PV</b></td> <td>Parametric Verification at Final Testing</td> <td>Done</td> <td>3 Lots</td> </tr> <tr> <td><b>HTRB</b></td> <td>High Temperature Reverse Biased</td> <td>Wk 10/2018</td> <td>77pcs / 3 Lots</td> </tr> <tr> <td><b>TC</b></td> <td>Thermal Cycle</td> <td>Wk 10/2018</td> <td>77pcs / 3 Lots</td> </tr> <tr> <td><b>IOL</b></td> <td>Intermittent Operative Life</td> <td>Wk 10/2018</td> <td>77pcs / 3 Lots</td> </tr> <tr> <td><b>Rth</b></td> <td>Thermal Resistence</td> <td>Done</td> <td>10pcs / 3 Lots</td> </tr> <tr> <td><b>Rsh</b></td> <td>Resistence to Solder Heat</td> <td>Wk 10/2018</td> <td>30pcs / 3 Lots</td> </tr> </tbody> </table> <p>Proposed Implementation Date → week 13/2018</p>	Item	Description	Status	Sample Size	<b>Workability</b>	Workability assessment during assembly <ul style="list-style-type: none"> <li>• Wire Bond Strength</li> <li>• Wire Bond Shear</li> </ul>	Done	3 Lots	<b>PV</b>	Parametric Verification at Final Testing	Done	3 Lots	<b>HTRB</b>	High Temperature Reverse Biased	Wk 10/2018	77pcs / 3 Lots	<b>TC</b>	Thermal Cycle	Wk 10/2018	77pcs / 3 Lots	<b>IOL</b>	Intermittent Operative Life	Wk 10/2018	77pcs / 3 Lots	<b>Rth</b>	Thermal Resistence	Done	10pcs / 3 Lots	<b>Rsh</b>	Resistence to Solder Heat	Wk 10/2018	30pcs / 3 Lots
Item	Description	Status	Sample Size																														
<b>Workability</b>	Workability assessment during assembly <ul style="list-style-type: none"> <li>• Wire Bond Strength</li> <li>• Wire Bond Shear</li> </ul>	Done	3 Lots																														
<b>PV</b>	Parametric Verification at Final Testing	Done	3 Lots																														
<b>HTRB</b>	High Temperature Reverse Biased	Wk 10/2018	77pcs / 3 Lots																														
<b>TC</b>	Thermal Cycle	Wk 10/2018	77pcs / 3 Lots																														
<b>IOL</b>	Intermittent Operative Life	Wk 10/2018	77pcs / 3 Lots																														
<b>Rth</b>	Thermal Resistence	Done	10pcs / 3 Lots																														
<b>Rsh</b>	Resistence to Solder Heat	Wk 10/2018	30pcs / 3 Lots																														
<b>PPAP Update</b>	To be applied after official customer acceptance																																