



## **PRODUCT/PROCESS CHANGE NOTIFICATION**

---

PCN APM-PWR/10/5595  
Notification Date 05/17/2010

---

**MDmesh IITM Technology, Power MOSFET Transistors,  
Front-end Capacity Extension - M5 Wafer FAB, Catania (Italy)**

**Table 1. Change Implementation Schedule**


Forecasted implementation date for change	10-May-2010
Forecasted availability date of samples for customer	10-May-2010
Forecasted date for <b>STMicroelectronics</b> change Qualification Plan results availability	10-May-2010
Estimated date of changed product first shipment	16-Aug-2010

**Table 2. Change Identification**

Product Identification (Product Family/Commercial Product)	See attached list
Type of change	Waferfab process change
Reason for change	Capacity Extension
Description of the change	Following the continuous improvement of our service and in order to rationalize and optimize Power MOSFET productivity, this document is announcing that MDmesh IITM Technology of Power MOSFET Transistors will be manufactured also in the M5 Wafer FAB Catania (Italy). MDmesh IITM Technology production, guarantees the same quality and electrical characteristics as the current ST's Ang Mo Kio (Singapore) wafer FAB. Devices used for qualification are available as Samples.
Product Line(s) and/or Part Number(s)	See attached
Description of the Qualification Plan	See attached
Change Product Identification	See "V5" as Wafer FAB production area code printed on the box label.
Manufacturing Location(s)	

**Table 3. List of Attachments**

Customer Part numbers list	
Qualification Plan results	

----- 

Customer Acknowledgement of Receipt		PCN APM-PWR/10/5595
Please sign and return to STMicroelectronics Sales Office		Notification Date 05/17/2010
<input type="checkbox"/> Qualification Plan Denied <input type="checkbox"/> Qualification Plan Approved  <input type="checkbox"/> Change Denied <input type="checkbox"/> Change Approved	Name:	
	Title:	
	Company:	
	Date:	
	Signature:	
Remark ..... ..... ..... ..... ..... ..... ..... ..... .....		

## DOCUMENT APPROVAL

Name	Function
Mottese, Anna	Division Marketing Manager
Wilson, Ian	Division Product Manager
Falcone, Giuseppe	Division Q.A. Manager

Dear Customer,

Please be informed that MDmesh II<sup>TM</sup> Technology of Power MOSFET Transistors, manufactured in the ST's Ang Mo Kio (Singapore) FAB, will be manufactured also in the M5 Wafer FAB Catania (Italy).

The involved product series and affected packages are listed in the table below:

Product Family Code	Product Family Description	Package	Commercial Product / Series
29	Power MOSFET Transistors	All	See attached list

Any other Product related to the above series, manufactured in the M5 Wafer FAB Catania (Italy), even if not expressly included or partially mentioned in the attached table, is affected by this change.

**Qualification program and results availability:**

The reliability test report is provided in attachment to this document.

**Samples availability:**

Samples of the test vehicle devices will be available on request starting from week 18-2010.  
Any other sample request will be processed and scheduled by Power Transistor Division upon request.

Product Family Code	Product Family Description	Package	Part Number - Test Vehicle
29	Power MOSFET Transistors	All	STP13NM60N

**Change implementation schedule:**

The production start and first shipments will be implemented according to our work in progress and materials availability:

Product Family	Production Start	1st Shipments
Power MOSFET Transistors	From Week 18-2010	From Week 31-2010

Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 days period will constitute acceptance of the change (Jedec Standard No. 46-C). In any case, first shipments may start earlier with customer written agreement.

**Marking and traceability:**

Unless otherwise stated by customer specific requirement, traceability of MDmesh II™ Technology of Power MOSFET Transistors, manufactured in the M5 Wafer FAB Catania (Italy), will be ensured by "V5" as Wafer FAB production area code printed on the box label.

Sincerely Yours.



**Reliability Report**  
**On**  
***MDmesh II™ Technology Power MOSFET***  
***Transistors made in M5 Wafer FAB, Catania***  
***(Italy), for Front-end Capacity Extension***

General Information	
Product Lines	M263
Product Description	Power MOSFET
Commercial Products	STP13NM60N
Product Group	IMS - APM
Product division	Power MOSFET
Package	TO-220
Silicon Process technology	Power MOSFET MDmesh II™

Locations	
Wafer fab	M5 Wafer FAB - Catania (Italy)
Assembly plant	BOUSKOURA (MOROCCO)
Reliability Lab	IMS-APM Catania Reliability Lab

**DOCUMENT INFORMATION**

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	April-2010	6	G.Montalto	G.Falcone	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.  
This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



## TABLE OF CONTENTS

<b>1</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS .....</b>	<b>3</b>
<b>2</b>	<b>GLOSSARY .....</b>	<b>3</b>
<b>3</b>	<b>RELIABILITY EVALUATION OVERVIEW .....</b>	<b>3</b>
3.1	OBJECTIVES .....	3
3.2	CONCLUSION .....	3
<b>4</b>	<b>DEVICE CHARACTERISTICS .....</b>	<b>4</b>
4.1	DEVICE DESCRIPTION .....	4
4.2	CONSTRUCTION NOTE .....	4
<b>5</b>	<b>TESTS RESULTS SUMMARY .....</b>	<b>5</b>
5.1	TEST VEHICLE .....	5
5.2	RELIABILITY TEST PLAN AND RESULTS SUMMARY .....	5
<b>ANNEXES 6.0</b>	<b>.....</b>	<b>6</b>
6.1	TESTS DESCRIPTION .....	6

## **1 APPLICABLE AND REFERENCE DOCUMENTS**

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

## **2 GLOSSARY**

DUT	Device Under Test
SS	Sample Size

## **3 RELIABILITY EVALUATION OVERVIEW**

### **3.1 Objectives**

Qualifications of the MDmesh II™ Technology Power MOSFET Transistors made in M5 Wafer FAB, Catania (Italy), for Front-end Capacity Extension.

### **3.2 Conclusion**

The reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.

## **4 DEVICE CHARACTERISTICS**

### **4.1 Device description**

Power MOSFET MDmesh II™

### **4.2 Construction note**

**D.U.T.: STP13NM60N    LINE: M263    PACKAGE: TO-220**

<b>Wafer/Die fab. information</b>	
Wafer fab manufacturing location	<i>M5 Catania (ITALY)</i>
Technology	MDmesh II™
Die finishing back side	Ti/Ni/Au
Die size	3950 x 2930 $\mu\text{m}^2$
Metal	Al/Si
Passivation type	NITRIDE

<b>Wafer Testing (EWS) information</b>	
Electrical testing manufacturing location	<i>M5 Catania (ITALY)</i>
Test program	According to specification

<b>Assembly information</b>	
Assembly site	<i>BOUSKOURA (MOROCCO)</i>
Package description	TO-220
Molding compound	Epoxy Resin
Frame material	Copper (Ni/Ni-P plated)
Die attach process	Soft Solder
Die attach material	Pb/Sn/Ag
Wire bonding process	Ultrasonic
Wires bonding materials	Al/Mg 5 mils Gate Al 10 mils Source
Lead finishing/bump solder material	Pure Tin

<b>Final testing information</b>	
Testing location	<i>BOUSKOURA (MOROCCO)</i>
Tester	IP TEST



## **5 TESTS RESULTS SUMMARY**

### **5.1 Test vehicle**

Lot #	Process/ Package	Product Line	Comments
1	STP13NM60N	M263	Power MOSFET

### **5.2 Reliability test plan and results summary**

**D.U.T.: STP13NM60N    LINE: M263    PACKAGE: TO-220**

Test	PC	Std ref.	Conditions	SS	Steps	Failure/SS
HTSL	N	JESD22 A-103	TA=150°C	77	1000H	0/77
HTRB	N	JESD22 A-108	TA = 125°C, Vbias=480V	77	1000H	0/77
HTGB	N	JESD22 A-108	Tj=150°C, Vbias=20V	77	1000H	0/77
THB	N	JESD22 A-101	TA = 85°C, RH = 85%, Vbias=100V	77	1000H	0/77
TC	N	JESD22 A-104	TA=-65°C TO +150°C	77	500 cy	0/77
TF	N	Mil-Std 750D Method 1037	ΔTC=105°C - Pd=4.75W	50	10 kcy	0/50
AC	N	JESD22 A-102	Pa=2Atm / Ta=121°C	77	96 H	0/77

## **ANNEXES 6.0**

### **6.1 Tests Description**

<b>Test name</b>	<b>Description</b>	<b>Purpose</b>
<b>HTRB</b> High Temperature Reverse Bias  <b>HTGB</b> High Temperature Forward (Gate) Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: <ul style="list-style-type: none"> <li>• low power dissipation;</li> <li>• max. supply voltage compatible with diffusion process and internal circuitry limitations;</li> </ul>	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way.  To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.
<b>HTSL</b> High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding.
<b>AC</b> Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
<b>TC</b> Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>TF</b>	This test is performed to demonstrate the quality and reliability of devices exposed to cyclic variation in electrical stress between "on" and "off" conditions and resultant cyclic variation in device and case temperatures (thermo-mechanical stress).	The purpose of this test is to detect assembly defects: improper die-attach, bonding weakness and thermal mismatch among various components of the package.
<b>THB</b> Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE ( AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION ), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2010 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

