

PIC24F16KA102 Family Silicon Errata and Data Sheet Clarification

The PIC24F16KA102 family devices that you have received conform functionally to the current Device Data Sheet (DS39927C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the PIC24F16KA102 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**B0**).

Data Sheet clarifications and corrections start on [Page 7](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24F16KA102 family silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾			
		A5	A6	A7	B0
PIC24F08KA101	0B08h	05h	06h	07h	08h
PIC24F08KA102	0B0Ah				
PIC24F16KA101	0B01h				
PIC24F16KA102	0B03h				

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory. They are shown in hexadecimal in the format, "DEVID DEVREV".

2: Refer to the "PIC24FXXKA1XX/FVXXKA3XX Family Flash Programming Specification" (DS39919) for detailed information on Device and Revision IDs for your specific device.

PIC24F16KA102 FAMILY

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾			
				A5	A6	A7	B0
CTMU	—	1.	Module operates in Sleep mode.	X	X	X	
Resets	BOR	2.	Inadvertent Reset when disabling/enabling BOR.	X	X	X	X
Core	ICSP™	3.	Unable to use PGC/PGD pair under certain conditions.	X			
Core	Deep Sleep	4.	Failure to avoid Deep Sleep entry.	X	X	X	
Memory	Code Protection	5.	No direct jump to Boot Sector from Reset Vector.	X			
Comparator	—	6.	Change in maximum VIOFF.	X	X	X	
SPI	Enhanced Buffer mode	7.	Errors when polling SPITBF flag.	X	X	X	
I/O Ports	PORTA and PORTB	8.	Under certain conditions, functionality for RB0 and RA0 pins do not work correctly.	X	X	X	
I/O Ports	PORTA and PORTB	9.	Under certain conditions, functionality for RB2 does not work correctly.	X	X	X	
Core	Low-Voltage BOR	10.	LPBOR configuration results in ambiguous Resets.	X	X	X	
Comparator	—	11.	Output polarity inversion also inverts edge-detect sensing.	X	X	X	X
Core	Doze mode	12.	Instruction execution glitches following DOZE bit changes.	X	X	X	
A/D Converter	—	13.	Module continues to draw current when disabled.	X	X	X	
HLVD	Band Gap Reference	14.	BGVST and IRVST bits may not become set at extremely low temperatures.	X	X	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

PIC24F16KA102 FAMILY

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**B0**).

1. Module: CTMU

The CTMU and its current source may continue to operate in Sleep mode. This results in current consumption in excess of the specifications for Sleep.

Work around

Clear the CTMU Enable bit, CTMUEN (CTMUCON<15>), prior to entering Sleep mode.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

2. Module: Resets (BOR)

A device Reset may occur if the BOR is disabled and immediately re-enabled in software (RCON<14> is cleared and then immediately set).

Work around

It is recommended that several NOP instructions be added to a BOR disable/enable sequence. Alternatively, place several instructions or a short routine between the instructions to disable and enable the BOR.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X	X				

3. Module: Core (ICSP™)

Under certain circumstances, a PGC/PGD pin pair may not function to enter ICSP Programming mode. This has been observed only when both the following conditions are met:

- c) Pin, RA5, is configured as $\overline{\text{MCLR}}$ (FPOR<5> = 1), and
- d) The pins of the PGEC/PGED pair were configured as digital outputs (corresponding TRISx bit cleared) in software.

In these circumstances, the pins do not switch to a high-impedance state upon entry into Programming mode, but remain configured as outputs.

Work around

Choose a PGC/PGD pair with pins that are always configured as inputs (TRISx bits are set).

Affected Silicon Revisions

A5	A6	A7	B0				
X							

4. Module: Core (Deep Sleep)

Deep Sleep wake-up sources may be ignored if they occur just prior to entry into Deep Sleep mode. As a result, the device may enter Deep Sleep mode when it should not.

Work around

If possible, configure external Deep Sleep wake-up sources to repeat themselves once. If the device does enter Deep Sleep, the second occurrence of the wake-up source will wake the device.

Alternatively, synchronize the entry into Deep Sleep with external wake-up sources, where possible.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

PIC24F16KA102 FAMILY

5. Module: Memory (Code Protection)

When any Boot Segment is enabled in program memory (FBS<3:1> $\neq$ 111), it is not possible to jump directly from the Reset vector to any address in the Boot Segment.

Work around

Point the Reset vector to an address in the General Segment. From there, it is possible to jump into the Boot Segment.

Affected Silicon Revisions

A5	A6	A7	B0				
X							

6. Module: Comparator

The maximum value for the input offset voltage (Parameter D300, V_{IOFF}), shown in Table 29-13 of the device data sheet, has changed for this silicon revision. The new value is shown in [Table 3](#) (changes in **bold**).

Work around

None.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

7. Module: SPI (Enhanced Buffer Mode)

In Enhanced Buffer mode (SPI1CON2<0> = 1), polling the SPI Transmit Buffer Full bit, SPITBF (SPI1STAT<1>), may produce erroneous results. This occurs only under two circumstances:

- In Master mode, when the SPI divide clock is 4 or greater.
- In Slave mode, when the SPI sample clock is slower than 1/4 of the CPU instruction time (T_{cy}).

For Master mode, this includes all combinations of the primary prescale bits (SPI1CON1<1:0>) and secondary prescale bits (SPI1CON1<4:2>) that, when combined, create an SPI sample clock divisor with a value of four or greater.

Work around

Instead of polling the SPITBF bit to test for an empty buffer (SPI1STAT<1> = 0), implement a SPI receive interrupt handler in software and add to the SPI transmit buffer in this routine.

Alternatively, poll the SPI Receive Full bit, SPIRBF (SPI1STAT<0>), or the Shift Register Empty bit, SRMPT (SPI1STAT<7>), to determine when to service the SPI transmit and transmit buffers.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

TABLE 3: COMPARATOR DC SPECIFICATIONS (PARTIAL)

Param No.	Symbol	Characteristics	Min	Typ	Max	Units	Comments
	V _{IOFF}	Input Offset Voltage	—	20	60	mV	

PIC24F16KA102 FAMILY

8. Module: I/O Ports (PORTA and PORTB)

The functions associated with port pins, RB0 and RA0, may be interconnected in unexpected ways.

PORTB pin, RB0, may not operate correctly as an input if the SPI module is enabled (SPI1CON<15> = 1). Additionally, the pull-up, pull-down and the Change Notification (CN4) functionality are disabled. RB0 does operate correctly with the SPI enabled if it is configured as an output.

PORTA pin, RA0, may not operate correctly as an input when the open-drain output is enabled for RB0 (ODCB<0>). RA0 will operate correctly as an output.

However, when the analog input on RB0 (AN2) is enabled (AD1PCFG<2> = 0) and the SPI module is enabled, RB0 will be driven as a digital output, not as an analog input.

Work around

To enable RB0 as a digital input, enable the open-drain output for RB0 (ODCB<0>) and set the latch bit (LATB<0> = 1). The Change Notification (CN4), pull-up and pull-down for this pin will function correctly as well.

This work around may cause RA0 to function incorrectly. There is no known work around for RA0 as an input and RB0 with the open-drain output enabled.

To enable RB0 as an analog input when SPI is enabled:

1. Enable the open-drain output for RB0 (ODCB<0>).
2. Set the latch bit (LATB<0> = 1).
3. Clear TRISB<0>.
4. Clear AD1PCFG<2>.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

9. Module: I/O Ports (PORTA and PORTB)

Note: This issue occurs in PIC24FXXKA101 (20-pin) devices only.

On 20-pin devices of the PIC24F16KA102 family, the functions associated with port pins, RB2 and RA2, may be interconnected in unexpected ways.

PORTB pin, RB2, may not operate correctly as a digital I/O if the analog input on PORTA pin, RA2 (AN4), is enabled (AD1PCFG<4> = 0). Both the digital port and the U1RX functionality, multiplexed to RB2, are disabled.

Although this issue is similar in form to Silicon Issue 8, it appears to be independent in its root cause.

Work around

None.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

10. Module: Core (Low-Power BOR)

When the Low-Power BOR (LPBOR) is enabled (FPOR<6:5> = 00), BOR events may result in a device Reset, in which both the BOR and POR bits are set.

This differs from the expected behavior of simply re-arming the POR circuit to ensure that a POR occurs when VDD drops below the POR threshold.

Work around

None.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

PIC24F16KA102 FAMILY

11. Module: Comparator

When a comparator is programmed to trigger on certain edge-detect events (CMxCON<7:6> = 10 or 01), setting the CPOL bit (CMxCON<13> = 1) may cause the comparator to flag the opposite edge-detect event (e.g., a high-to-low edge instead of the programmed low-to-high).

Work around

Leave CPOL = 0.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X	X				

12. Module: Core (Doze Mode)

Operations that immediately follow any manipulations of the DOZE<2:0> or DOZEN bits (CLKDIV<14:11>) may not execute properly. In particular, for instructions that operate on an SFR, data may not be read properly. Also, bits automatically cleared in hardware may not be cleared if the operation occurs during this interval.

Work around

Always insert a NOP instruction before and after either of the following:

- Enabling or disabling Doze mode by setting or clearing the DOZEN bit
- Before or after changing the DOZE<2:0> bits

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

13. Module: A/D Converter

Once the A/D module is enabled (AD1CON1<15> = 1), it may continue to draw extra current even if the module is later disabled (AD1CON1<15> = 0).

Work around

In addition to disabling the module through the ADON bit, set the corresponding PMD bit (ADC1MD, PMD1<0>) to power it down completely.

Disabling the A/D module through the PMD1 register also disables the AD1PCFG registers, which in turn, affects the state of any port pins with analog inputs. Users should consider the effect on I/O ports and other digital peripherals on those ports when ADC1MD is used for power conservation.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X					

14. Module: HLVD (Band Gap Reference)

At the extreme low end of the operating temperature range (near -40°C), the BGVST and IRVST flag bits (HLVDCON<6:5>) may not become set when the voltage references are stable and ready to use.

Work around

For applications that run at extremely cold temperatures, do not use the BGVST and IRVST bits as the sole indicator of band gap readiness. Include a time-out of 750 µs between enabling and using a reference.

Affected Silicon Revisions

A5	A6	A7	B0				
X	X	X	X				

PIC24F16KA102 FAMILY

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the Device Data Sheet (DS39927C):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Memory

In Table 4-4, the CN9IE, CN9PUE and CN9PDE bits (CNEN1<9>, CNPU1<9> and CNPD1<9>, respectively) are not implemented on 20-pin devices. These bits are to be marked with the existing Footnote 1 ("These bits are not implemented in 20-pin devices").

2. Module: A/D

In [Register 22-3](#), the values shown for AD1CON3<5:0> (ADCS<5:0>) are incorrect. The corrected values are shown below (changes in bold).

REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 5-0 ADCS<5:0>: A/D Conversion Clock Select bits

111111 = $64 \cdot T_{CY}$

111110 = $63 \cdot T_{CY}$

.

.

.

000001 = $2 \cdot T_{CY}$

000000 = T_{CY}

PIC24F16KA102 FAMILY

3. Module: Electrical Specifications (DC Specification)

Table 29-5 (“BOR Trip Points”) has changed to reflect the functionality of the LPBOR trip point ($BORV<1:0> = 00$), and to make other typographical corrections. The minimum and maximum values for the BOR trip points in Table 29-5 have changed. The new version of the table is shown below (changes in **bold**).

TABLE 29-5: BOR TRIP POINTS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial								
Param No.	Sym	Characteristic		Min	Typ	Max	Units	Conditions
DC19		BOR Voltage on VDD Transition	BORV = 00	—	—	—	—	LPBOR ⁽¹⁾
			BORV = 01	2.92	3	3.25	V	
			BORV = 10	2.63	2.7	2.92	V	
			BORV = 11	1.75	1.82	2.01	V	

Note 1: LPBOR re-arms the POR circuit, but does not cause a BOR. LPBOR can be used to ensure a POR after the supply voltage rises to a safe operating level. It does not stop code execution after the supply voltage falls below a chosen trip point.

4. Module: Product Identification System

The Product Identification System has been updated to include the MQ package option. The updated Package Information is shown below (addition in **bold**).

Architecture	24	= 16-bit modified Harvard without DSP
Flash Memory Family	F	= Flash program memory
Product Group	KA1	= General-purpose microcontrollers
Pin Count	01 02	= 20-pin = 28-pin
Temperature Range	I E	= -40°C to $+85^{\circ}\text{C}$ (Industrial) = -40°C to $+125^{\circ}\text{C}$ (Extended)
Package	SP SO SS ML, MQ P	= SPDIP = SOIC = SSOP = QFN = PDIP
Pattern		Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (6/2009)

Initial release of this document; issued for revision A5. Includes silicon issues 1 (CTMU), 2 (Resets – BOR), 3 (Core – ICSP), 4 (Core – Deep Sleep), 5 (Memory – Code Protection), 6 (Comparator) and 7 (SPI – Enhanced Buffer Mode). Includes data sheet clarifications 1 (Memory), 2 (Electrical Specifications – AC Specifications), 3-6 (Electrical Specifications – DC Specifications), 7 (A/D) and 8 (Comparators).

Rev B Document (6/2009)

Revision issued for silicon revision A6. Existing silicon issues 1 (CTMU), 2 (Resets – BOR), 4 (Core – Deep Sleep), 6 (Comparator) and 7 (SPI – Enhanced Buffer Mode) added to revision A6. No new issues added.

Rev C Document (10/2009)

Revision issued for silicon revision A7. Existing silicon issues 1 (CTMU), 2 (Resets – BOR), 4 (Core – Deep Sleep), 6 (Comparator) and 7 (SPI – Enhanced Buffer Mode) added to revision A7. Added new silicon issue 8 (I/O Ports – PORTA and PORTB).

To revision B of the data sheet, adds data sheet clarifications 9 (Pin Diagrams), 10 (A/D Converter – AD1CHS Register), 11 (A/D Converter – AD1CHS Register), 12 (Special Features – Configuration Bits), 13 (Power-Saving Features) and 14 (Electrical Specifications – AC Specifications).

Rev D Document (10/2009)

Typographic correction: updated [Table 2](#) with the correct associations between silicon issues and silicon revisions.

Rev E Document (4/2010)

Added new silicon issue 9 (I/O Ports – PORTA and PORTB) to all silicon revisions.

Updated existing silicon issue 8 to include additional interactions and work arounds between RA0 and RB0.

Added data sheet clarification 15 (Electrical Specifications – DC Specifications) to revision B of the data sheet.

Updated revision history to include entry for revision D.

Rev F Document (11/2010)

Revision issued for silicon revision B0. Existing silicon issues 2 (Resets – BOR) and 6 (Comparator) added to revision B0.

Amended existing silicon issue 8 (I/O Ports – PORTA and PORTB), to change “digital input” to analog input” at the end of the fourth paragraph.

Added new silicon issue 10 (Core – Low Power BOR) to silicon revisions A5, A6 and A7.

Added new silicon issues 11, 12 (Comparator) and 13 (Core – Doze Mode) to silicon revisions A5, A6 and A7.

Removed data sheet clarification 16 (Electrical Specifications – DC Specifications) to revision B of the data sheet.

Removed data sheet clarification 6 (Electrical Specifications – DC Specifications) and combined it with data sheet clarification 16 which is now data sheet clarification 15.

Rev G Document (4/2011)

Added silicon issue 13 (A/D Converter) to silicon revisions A5, A6 and A7. Silicon issue 6 (Comparator) edited to no longer affect revision B0. Silicon issue 10 (Core – Low-Power BOR) description was edited to explicitly include the acronym, LPBOR. Silicon issue 11 (Comparator) was published in error and has been deleted. Silicon issue 12 (Comparator) work around has been shortened for clarity.

Data sheet clarification 15 (Electrical Specifications – DC Specification) has been edited to explicitly name BORV = 00 as the LPBOR. Note 1, explaining the LPBOR, explicitly differentiates BOR and LPBOR functionality.

Rev H Document (4/2012)

Added data sheet clarification 16 (Product Identification System).

Rev J Document (6/2013)

Added silicon issue 14 (HLVD (Band Gap Reference)). Removed the following data sheet clarifications since they have been addressed/corrected in Revision C of the data sheet:

- 2 (Electrical Specifications – AC Specifications)
- 3 (Electrical Specifications – DC Specifications)
- 4 (Electrical Specifications – DC Specifications)
- 5 (Electrical Specifications – DC Specifications)
- 7 (Comparators)
- 8 (Pin Diagrams)
- 9 (A/D Converter – AD1CHS Register)
- 10 (A/D Converter)
- 11 (Special Features – Configuration Bits)
- 12 (Power Saving Features)
- 13 (Electrical Specifications – AC Specifications)

PIC24F16KA102 FAMILY

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELoQ, KEELoQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICTail, REAL ICE, rLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-62077-275-1

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/29/12