



## Product Change Notification / SYST-26ESCX384

---

### Date:

03-Mar-2021

### Product Category:

32-bit Microcontrollers

### PCN Type:

Document Change

### Notification Subject:

Data Sheet - PIC32MK GENERAL PURPOSE AND MOTOR CONTROL (GPG/MCJ) WITH CAN FD FAMILY  
Document Revision

### Affected CPNs:

[SYST-26ESCX384\\_Affected\\_CPN\\_03032021.pdf](#)  
[SYST-26ESCX384\\_Affected\\_CPN\\_03032021.csv](#)

### Notification Text:

SYST-26ESCX384

Microchip has released a new Product Documents for the PIC32MK GENERAL PURPOSE AND MOTOR CONTROL (GPG/MCJ) WITH CAN FD FAMILY of devices. If you are using one of these devices please read the document located at [PIC32MK GENERAL PURPOSE AND MOTOR CONTROL \(GPG/MCJ\) WITH CAN FD FAMILY](#)

### Notification Status:

**Description of Change:** This revision included typographical changes throughout the document. The following updates were made for this revision of the document:

- 1) General. Updated nomenclature throughout this document to change Slave to "Client," and Master to "Host."
- 2) Section "32-bit General Purpose and Motor Control Application MCUs with CAN FD, FPU, ECC Flash, and up to 512 KB Flash, 64 KB SRAM, and Op amps". Updated Qualification and Class B Support to include AECQ100 Grade 1 specifications.
- 3) Section 1.0 "Device Overview". Updated the program memory bit width from 128 to 140 in FIGURE 1-1: "PIC32MK GPG/MCJ with CAN FD Family Block Diagram"
- 4) Section 6.0 "Resets". Updated Register 6-3 RNMICON: Non-Maskable Interrupt (NMI) Control Register with a new description and note for bit 24 and the addition of a new bit 16 description
- 5) Section 7.0 "CPU Exceptions and Interrupt Controller". Updated Table 7-1, "ISR Latency Information," on page 101 with correct nomenclature to reference binary values

- 6) Section 8.0 "Oscillator Configuration". Updated Register 8-1 OSCCON: Oscillator Control Register with a new bit description and information in the note for bit 7 CLKLOCK
- 7) Section 26.0 "Charge Time Measurement Unit (CTMU)". Updated definition for EDG1SEL<\_x0033\_:\_x0030\_> (CTMUCON<\_x0032\_9:\_x0032\_6>) and EDG2SEL<\_x0033\_:\_x0030\_> (CTMUCON<\_x0032\_9:\_x0032\_6>) for bit value - 4'b1100 for Register 26-1 CTMUCON: CTMU Control Register
- 8) Section 32.0 "Special Features". Updated Table 32-1, "DEVCFG: Device Configuration Word Summary," on page 566 for the DEVSEQ3 Register, and Table 32-2, "ADEVCFG: Alternate Device Configuration Word Summary," on page 567 for the ADEVSEQ3 Register
- 9) Section "Product Identification System". Removed erroneous reference to a 128 KB package

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Manufacturability

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 03 Mar 2021

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

**Markings to Distinguish Revised from Unrevised Devices:** N/A

## Attachments:

### PIC32MK GENERAL PURPOSE AND MOTOR CONTROL (GPG/MCJ) WITH CAN FD FAMILY

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

#### Terms and Conditions:

If you wish to [receive Microchip PCNs via email](#) please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to [change your PCN profile, including opt out](#), please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.