



Product Change Notification: SYST-17HBFC300

Date:

20-Mar-2025

Product Category:

16-Bit - Microcontrollers And Digital Signal Controllers

Notification Subject:

Data Sheet - dsPIC33AK128MC106 Family Data Sheet

Affected CPNs:

[SYST-17HBFC300_Affected_CPN_03202025.pdf](#)

[SYST-17HBFC300_Affected_CPN_03202025.csv](#)

Notification Text:

SYST-17HBFC300

Microchip has released a new Datasheet for the dsPIC33AK128MC106 Family Data Sheet of devices. If you are using one of these devices please read the document located at [dsPIC33AK128MC106 Family Data Sheet](#).

Notification Status: Final

Description of Change:

Sections:

– Updated Two High-Speed Analog-to-Digital Converters, Peripheral Features, Security Module, Safety Features, Qualification , Programming and Debug Interfaces, Targeted Applications, Pin Diagrams, 3.3.12.2 MCU Multiply Instructions, 3.3.12.4 Round Logic, 3.4 Prefetch Branch Unit (PBU), 3.4.1 Architectural Overview, 3.6.2 Architectural Overview, 3.6.2.2 Introduction to Floating Point, 3.6.3.2.2 Flush-To-Zero (FTZ), 3.6.8.1 Floating-Point Unit Registers, 3.6.8.3 FPU Register Set, 4. Memory Organization, 4.1.2.1 Unique Device Identifier (UDID), 4.4.5 Bus Error, 4.4.5.1 Valid Targets, 4.4.6.1 Instruction RAM Window Registers, 5.4.6 Error Correcting Code (ECC), 5.4.6.2 Performing Fault Injection, 7. Configuration Bits, 8. Security Module, 8.6 Peripheral Access Controller (PAC), 9.3.1 System Reset, 9.3.5 Watchdog Time-Out Reset, 9.3.8 Configuration Mismatch Reset (CM), 9.5.1 Special Function Register (SFR) Reset States, 9.5.2 Configuration Word

Register Reset States, 10. Interrupt Controller, 10.2 Architectural Overview, 10.2.1 System Traps and Interrupts, 10.3 Interrupt Vector Table, 10.3.1 Remappable Interrupt Table, 10.3.2 Collapsed Interrupt Vector, 10.5.1 Reset Vector, 10.6.1 INTCON1 through INTCON5, 10.6.5 INTTREG, 10.7.1 CPU Priority, 10.8 Interrupt Sequence, 10.10.1 DISI Inhibition Of Interrupts, 10.10.2 Global Interrupt Disable, 10.12 Wake-Up From Sleep, Idle, 10.13.1 Interrupt Latency, 11.4.12 I/O integrity Module (IOIM), 12.2 Architectural Overview, 12.2.1 Peripheral Clock Divider, 12.4.1.1 Fail-Safe Clock Monitor (FSCM), 12.4.2 Phase-Locked Loop (PLL), 12.4.2.1 Input Clock Limitation at Start-up for PLL Mode, 12.4.2.3.1 Setup for Using PLL with the Primary Oscillator (POSC), 12.4.2.3.2 Setup for Using PLL with 8 MHz Internal FRC, 12.4.3 Primary Oscillator (POSC), 13. Direct Memory Access (DMA) Controller, 13.4.10.2 Null Write Mode, 13.4.10.3 DMA ECC Mode, 13.4.11 Ping-Pong, 13.4.11.1 Ping-Pong Data Transmit, 13.4.12 Bit Manipulation, 13.4.13 Channel Chaining, 13.4.14 Pattern Match, 13.4.14.1 Real-Time Pattern Matching, 13.5.2 Standard Operation (Data Transfer), 13.6.1.4 Pattern Match Interrupt, 13.6.2.2 Bus Read Error, 13.6.2.3 Bus Write Error, 13.7.3 Peripheral Module Disable (PMD) Register, 14. High-Resolution Pulse-Width Modulation (PWM), 14.4.2.2 PWM Operating Modes, 14.4.2.2.1.1 Multiphase Systems in Independent Edge, 15. High-Speed, Low Latency ADC, 15.4.1 Channels, 15.4.2 Analog Inputs, 15.4.3 Sampling and Conversion Timing, 15.4.4 Conversions, 15.4.5 Triggers, 15.4.7 Comparator, 15.4.8 Interrupts, 15.4.10 Result Formatting, 15.4.12 Filter (Secondary Accumulator), 16.4.1.5 Pulse Stretcher, 16.4.2 Pulse Density Modulation (PDM) DAC, 16.4.2.2 Slope Generation Mode, 17.5 Application Example, 18.4.1.2 Fractional Division Mode, 18.4.1.3 UART Baud Rate Tables, 18.4.1.4 Auto-Baud Feature, 19.4.1 Modes of Operation, 19.4.1.1 SPI Host Mode Clock Frequency, I2S Audio Host Mode of Operation, 20.5.3.2 Host Clock Synchronization, 21.4.1.1 Timing Calculations for Transmit Mode, 21.4.2.1 Receive Mode Timing Calculations, 22. Bidirectional Serial Synchronous (BiSS) Module, 22.5.1 Sensor Communication Code Example, 22.5.2 Read Register Code Example, 22.5.3 Write Register Code Example, 22.5.4 Broadcast Command Code Example, 22.5.5 Addressed Command Code Example, 23. Timer1, 23.2 Architectural Overview, 23.4.3 Gated Timer Mode, 24.2 Architectural Overview, 24.4.4 Output Compare and PWM Modes, 29.4.4 Differential Input Mode, 29.4.5 Enable Output Monitor, 29.4.6 Input Offset Trim and 35. Instruction Set Summary,

– Added 10.9.1.2 Bus Error Trap During Vector Fetch.

– Removed FPU Hazards, FPU Structural Hazards, FPU Data Hazards, Instruction/Hazard Tracker, CPU Write Stalls, FPU Instruction Kill, Register Locking and Unlocking, , Memory Boundary, Ping Pong Transmit Steady State, Ping Pong Transmit Initialization, Ping-Pong Data Receive, Ping Pong Receive Steady State, Ping Pong Receive Initialization, 38.1 Package Marking Information and Product Identification System.

• Tables:

– Updated Table 2. 28-Pin SSOP Complete Pin Function Descriptions, Table 4-2. UDID Address, Table 5. 48-Pin VQFN, TQFP Complete Pin Function Descriptions, Table 7. Pinout I/O Descriptions, Table 3-22. MCU Instructions that Utilize the Multiplier, Table 7-2. dsPIC33AK128MC106 Configuration Addresses, Table 7-3. dsPIC33AK128MC106 Backup Configuration Addresses, Table 10-1. Interrupt Vector Details, Table 10-59. Trap Vector Details, Table 11-11. Pin Correlation to Input Remap #, Table 12-5. Clock Monitor CNTSEL/WINSEL Input Clock Selection, Table 13-2. DMA Channel Trigger Sources, Table 13-7. RELOADS/RELOADD/RELOADC Bits and Data Transfer Modes, Table 15-1. ADC Summary, Table 15-4. TRG2SRC Trigger Source Selection Bits,

Table 15-5. Output Format, Table 16-7. FPDMDAC Calibration Register, Table 18-1. UART Summary, Table 18-2. UART Clock (FUART) Source Selection bits, Table 18-8. Interrupts, Table 18-13. UART Baud Rates (CLKMOD = 0 and BRGS = 0), Table 18-14. UART Baud Rates (CLKMOD = 0 and BRGS = 1), Table 18-15. UART Baud Rates (CLKMOD = 1), Table 19-2. SPI Host Clock Source Selection bit, Table 19-3. SPI FIFO Depth, Table 19-13. Sample SCKx Frequencies, Table 20-19. I2C Clock Rates, Table 23-1. Timer Summary Table, Table 23-2. Timer Clock Source Select bit, Table 24-2. CLKSEL Time Base Clock Select bits, Table 24-20. Synchronization Sources, Table 28-4. Selectable Source Option, Table 29-1. Op Amp Summary Table, Table 35-2. Instruction Set Overview, Table 37-21. ESD and Latch-Up Specifications, Table 37-24. PLLn Timing Specifications, Table 37-39. UARTx Module I/O Timing Requirements and Table 37-43. DACx Module Specifications.

– Added a new Register Bit Attribute Legend table to all registers.

• Registers:

– Updated 3.2.5 Core Mode Control Register, 3.4.2.1 Cache Control Register, 3.4.2.2 Cache Status Register, 3.6.4 Floating-Point Data Register (F0-F31), 3.6.5 Floating-Point Control Register, 3.6.6 Floating-Point Status Register, 3.6.7 Floating-Point Exception Address Capture Register, 4.3.4 BMX Error Status Register for X Data Bus, 4.3.5 BMX Error Status Register for Y Data Bus, 4.3.6 BMX Error Status Register for DMA, 4.3.8 BMX Error Status Register for NVM, 4.3.9 BMX Error Status Register for ICD, 5.3.1 RAM ECC Control Register, 5.3.2 RAM ECC Status Register, 5.3.3 RAM ECC Fault Pointer Register, 5.3.4 RAM ECC Fault Injection Address Register, 5.3.5 RAM ECC Error Address Register, 5.3.6 RAM ECC Error Data Register, 5.3.7 RAM ECC Value Register, , 5.3.8 RAM ECC Syndrome Register, 5.3.9 PWB ECC RAM Control Register, 5.3.10 PWB ECC RAM Status Register, 5.3.11 PWB ECC RAM Fault Pointer Register, 5.3.12 PWB ECC RAM Fault Injection Address Register, 5.3.13 PWB ECC RAM Error Address Register, 5.3.14 PWB ECC RAM Error Data Register, 5.3.15 PWB ECC RAM Value Register, 5.3.16 PWB ECC Syndrome Register, 6.2.20 NVM CRC Start Address Register, 6.2.21 NVM CRC End Address Register, 7.1.3 FDEVOPT Configuration Register, 7.1.11 FEPUCB Configuration Register, 8.2.2 IRT Control Register, 9.2.1 Reset Control Register, 10.4.10 Interrupt Request Flags Register 1, 10.4.19 Interrupt Enable Register 1, 10.4.45 Interrupt Priority Register 18 through 10.4.57 Interrupt Priority Register 34, 11.3.29 Peripheral Pin Select Input Register 19, 11.3.30 Peripheral Pin Select Input Register 20, 11.3.31 Peripheral Pin Select Input Register 21, 12.3.2 Oscillator Configuration Register, 13.3.5 DMA Channel x Control Register, 13.3.6 DMA Channel x Selection Register, 13.3.7 DMA Channel x Status Register, 13.3.8 DMA Channel x Source Address Register, 13.3.9 DMA Channel x Destination Address Register, 13.3.10 DMA Channel x Count Register, 13.3.11 DMA Channel x Clear Register, 13.3.12 DMA Channel x Set Register, 13.3.13 DMA Channel x Invert Register, 13.3.14 DMA Channel x Mask Register, 15.3.1 ADC n Control Register, 15.3.2 ADC n Test Mode Register, 15.3.3 ADC n Result Ready Status Flags Register, 15.3.5 ADC n Software Trigger Request Register, 15.3.6 ADC 1 Channel x Control Register, 15.3.7 ADC 1 Channel x Data Result Register, 15.3.9 ADC 1 Channel x Compare Low Register, 15.3.10 ADC 1 Channel x Compare High Register, 15.3.12 ADC 2 Channel x Control Register, 15.3.13 ADC 2 Channel x Data Result Register, 15.3.15 ADC 2 Channel x Compare Low Register, 15.3.16 ADC 2 Channel x Compare High Register, 16.3.5 DAC Slope x Control Register, 17.3.1 QEI Control Register, 18.3.2 UARTx Status Register, 18.3.6 UARTx Timing Parameter A Register, 18.3.7 UARTx Timing Parameter B Register, 19.3.1 SPIx Control Register 1, 19.3.4 SPI Buffer Register, 19.3.5 SPIx Baud Rate Generator Register, 21.3.1

SENTx Control Register 1, 21.3.2 SENTx Control Register 2, 21.3.3 SENTx Control Register 3, 22.3.3 BiSS 1 Register Data Register, 22.3.6 BiSS Control Communication Configuration Register, 22.3.9 BiSS Communication Status Register, 22.3.10 BiSS Instruction Register, 23.3.1 Timer1 Control Register and 29.3.1 AMPx Control Register 1 .

– Removed Peripheral Pin Select Input Register 4 (RPINR4), Peripheral Pin Select Output Register 3 (RPOR3), Peripheral Pin Select Output Register 7 (RPOR7), Peripheral Pin Select Output Register 11 (RPOR11)

- Figures

– Updated Figure 1-1. dsPIC33AK128MC106 Family Block Diagram, Figure 2-1. Recommended Minimum Connection, Figure 3-1. dsPIC33A Core Conceptual Block Diagram with FPU Coprocessor, Figure 3-9. DSP Engine Block Diagram, Figure 3-10. Integer and Fractional Representation of 0x40000001, Figure 3-11. Integer and Fractional Representation of 0xC0000002, Figure 8-2. PAC Locking Behavior, Figure 13-2. DMA Channel Controllers Block Diagram, Figure 13-3. Types of DMA Data Transfers, Figure 13-4. Common Logic Flow for Data Transfer Modes, Figure 13-5. Null Write Mode, Figure 13-6. Ping-Pong Support Connection, Figure 13-7. Ping-Pong – Transmit, Figure 15-1. ADC Module Block Diagram, Figure 18-3. UART Clocking Diagram, Figure 18-4. Fractional Division Mode, Figure 19-8. SPIx Host/Client Connection Diagram, Figure 19-12. SPIx Host, Frame Host Connection Diagram, Figure 23-1. Timer1 Block Diagram, Figure 29-1. Basic Op Amp Block Diagram and Figure 30-1. Watchdog Timer Block Diagram.

– Removed Timer1 Clock Input Logic

- Examples: – Updated Example 10-3. ISR for Timer 1 Interrupt, Example 12-1, Example 12-3. Code Example for Using PLL with the Primary Oscillator (POSC), Example 12-4. Code Example for Using PLL with 8 MHz Internal FRC, Example 13-3. Typical Code Sequence for a Continuous Transfer, Example 13-4. Typical Code Sequence for a Repeated Continuous Transfer, Example 13-5. Code for Fixed to Block Continuous Transfer (Peripheral to Memory), Example 13-6. Null-Write Mode, Example 15-3. Gain Error Calibration Example, Example 15-4. Single Conversion Example, Example 15-5. Windowed Conversions Example, Example 15-6. Integration of the Multiple Samples Example, Example 15-7. Oversampling Example, Example 15-8. Comparator Example, Example 15-9. Multiple Channels Scan Example, Example 15-10. Second Order Low Pass Filter Example, Example 16-4. Initialize DAC with Slope Compensation, Example 16-5. DAC Settings for Hysteretic Mode, Example 18-1. UART1 Transmission with Interrupts, Example 18-2. UART1 Reception with Interrupts, Example 18-3. Address Detect Transmission, Example 18-4. Address Detect Reception, Example 19-1. Initialization Code for 16-Bit SPI Host Mode, Example 21-2. SENT1 Asynchronous Transmission Code, Example 21-3. SENT1 Synchronous Transmission Code, Example 21-4. SENT1 Reception Code, Example 21-5. SENT Transmission (SPC Pulse Reception), Example 21-6. SENT Reception (SPC Pulse Transmission), Example 24-1. Setup for Input Capture mode (Every Rising Edge) Example 26-6. Interleaved Sampling Step Command Program, Example 26-7. Ratioed Sampling Step Command Program, Example 28-2. Single-Ended Positive Voltage Shift with 50 μ A Selection and Example 30-3. WDT Configuration

Example.

– Added Example 5-1. Program Execution from RAM,

• Equations:

• – Updated Equation 18-1. Baud Rate When BRG = 0, Equation 18-3. Baud Rate Formulas, Equation 19-1. SCKx Frequency, Equation 19-2. Baud Rate Calculation, Equation 20-1. BRG Reload Value Calculation and Equation 21-1. Tick Period Calculation, – Added Equation 12-1. FRACDIV,

Minor grammatical corrections and formatting changes throughout the document.

Impacts to Data Sheet: See above details.

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 20 Mar 2025

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

dsPIC33AK128MC106 Family Data Sheet

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from