



Product Change Notification: SYST-03CDXH627

Date:

06-Apr-2026

Product Category:

Digital Signal Controllers

Notification Subject:

Data Sheet - dsPIC33CK512MP608 Family Data Sheet

Affected CPNs:

[SYST-03CDXH627_Affected_CPN_04062026.pdf](#)

[SYST-03CDXH627_Affected_CPN_04062026.csv](#)

Notification Text:

SYST-03CDXH627

Microchip has released a new Datasheet for the dsPIC33CK512MP608 Family Data Sheet of devices. If you are using one of these devices please read the document located at [dsPIC33CK512MP608 Family Data Sheet](#).

Notification Status: Final

Description of Change:

Revision D (April 2026)

- Sections:

- Updated “10.1.3 Trigger Source”, “10.2.2 DMA Registers”, “12.4 PWM4H/L Output on Peripheral Pin Select”, “13.1 ADC Features Overview”, “18.2 Setting Baud Rate When Operating as a Bus Host”, “18.3 Client Address Masking”, Product Identification System, 22. Capture/Compare/PWM/Timer Modules (SCCP) and Package Details

– Added: 5.5.1 Activating Flash OTP by ICSP Write Inhibit.

• Tables:

– Updated Table 7-2. Interrupt Vector Details, Table 10-1. DMA Channel Trigger Sources, Table 33-5. Operating Voltage Specifications, Table 33-10. DC Characteristics: Watchdog Timer Delta Current (ΔI_{WDT}), Table 33-26. Internal FRC Accuracy, Table 33-33. SPIx Client Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 0) Timing Requirements, Table 33-34. SPIx Client Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 0), Table 33-35. SPIx Client Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 0), Table 33-38. UARTx Module I/O Timing Requirements, Table 33-39. ADC Module Specifications, Table 33-42. DACx Module Specifications, Table 33-45. Operational Amplifier Specifications, Table 34-5. Operating Voltage Specifications, Table 34-6. DC Characteristics: Operating Current (I_{DD}) (Run), Table 34-7. DC Characteristics: Idle Current (I_{IDLE}), Table 34-9. DC Characteristics: Operating Current (I_{IDLE}), Table 34-13. Watchdog Timer Delta Current (ΔI_{WDT}) and Table 34-22. DACx Module Specifications.

• Figures:

– Updated Figure 7-2. dsPIC33CK512MP608 Alternate Interrupt Vector Table, Figure 11-1. CAN FD Module Block Diagram, Figure 13-1. ADC Module Block Diagram and Figure 22-3. Output Compare x Block Diagram.

• Registers:

– Updated 6.1.2 Reset Control Register, 7.7.3. Interrupt Request Flags Register 2, 7.7.8. Interrupt Request Flags Register 7, 7.7.9. Interrupt Request Flags Register 8, 7.7.12. Interrupt Request Flags Register 11, 7.7.14. Interrupt Enable Register 0, 7.7.15. Interrupt Enable Register 1, 7.7.21. Interrupt Enable Register 7, 7.7.22. Interrupt Enable Register 8, 7.7.24. Interrupt Enable Register 10, 7.7.30. Interrupt Priority Register 3, 7.7.57. Interrupt Priority Register 30, 8.2.2.1 Analog Select for PORTx Register, 8.2.2.2

Output Enable for PORTx Register, 8.12.27 Peripheral Pin Select Input Register 25,
9.11.5 PLL Output Divider Register, 9.11.8 APLL Output Divider Register, 12.6.13 PWM
Generator x Control Register High, 10.2.3.3 DMA Low Address Limit Register, 10.2.3.4
DMA High Address Limit Register, 10.2.3.6 DMA Channel n Interrupt Register, 11.2.4
CAN2 Nominal Bit Time Configuration Register High, 11.2.19 CAN2 Transmit Queue
Control Register Low, 11.2.84 CAN FIFO User Address Register x High, 11.2.32 CAN2
Filter Object Register x Low, 11.2.33 CAN2 Filter Object Register x High, 12.6.15 PWM
Generator x I/O Control Register Low, 12.7.19. PWM Generator x PCI Register Low,
12.7.21. PWM Generator x PCI Register Low, 12.7.23. PWM Generator x PCI Register
Low, 13.4.5 ADC Control Register 3 Low, 13.4.9 ADC Input Mode Control Register 0
Low, 13.4.10 ADC Input Mode Control Register 0 High, 13.4.11 ADC Input Mode Control
Register 1 Low, 13.4.12 ADC Input Mode Control Register 1 High, 13.4.15 ADC Data
Ready Status Register Low, 13.4.16 ADC Data Ready Status Register High, 13.4.22 ADC
Digital Filter x Control Register, 13.4.39 ADC Early Interrupt Enable Register Low,
13.4.40 ADC Early Interrupt Enable Register High, 13.4.41 ADC Early Interrupt Status
Register Low, 13.4.42 ADC Early Interrupt Status Register High, 13.4.45 ADC Buffer x
Register, Register 14.4.1 DAC Control 1 Low Register, 14.4.2 DAC Control 2 Low Register,
14.4.3 DAC Control 2 High Register, 14.4.4 DACx Control Low Register, 15.1.2 QEIx I/O Control
Register, 15.1.7 Position 1 Counter Hold Register, 15.1.8 Velocity x Counter
Register Low, 15.1.10 Velocity 1 Counter Hold Register High, 15.1.17 Index 1 Counter
Hold Register High, 17.1.6 SPIx Buffer Register Low, 17.1.7 SPIx Buffer Register High,
17.1.8 SPIx Baud Rate Generator Register Low, 17.1.11 SPIx Underrun Data Register
Low, 17.1.12 SPIx Underrun Data Register Low, 7.7.71 CPU STATUS Register, 7.7.72
Core Control Register, 18.5.5 I2Cx Client Mode Address Mask Register, 20.3.1 SENTx
Control Register 1, 20.3.2 SENTx Control Register 2, 20.3.3 SENTx Control Register 3,

21.1.1 Timer1 Control Register, 21.1.3 Period Register 1, 22.6.4 CCPx Control 2 High Register, 22.6.5 CCPx Control 3 High Register, 22.6.6 CCPx Status Register, 22.6.9 CCPx Period Low Register, 22.6.10 CCPx Period High Register, 22.6.11 CCPx Primary Compare Register, 22.6.12 CCPx Secondary Compare Register, 26.1.2 Current Bias Generator 50 μ A Current Source Control Low Register, 26.1.3 Current Bias Generator 50 μ A Current Source Control High Register, 28.1.8 DMT Post-Configure Count Status Register Low, 28.1.9 DMT Post-Configure Count Status Register High, 28.1.10 DMT Post-Configure Interval Status Register Low, 28.1.11 DMT Post-Configure Interval Status Register High, 29.6.1 Peripheral Module Disable Control Register, 29.6.2 Peripheral Module Disable 1 Register, 29.6.7 Peripheral Module Disable 7 Register, 30.2.6. FWDT Configuration Register and 30.7.1 Watchdog Timer Control Register Low.

– Added Error Trap Origination Address Register Low and Error Trap Origination Address Register High, ADC Channel Trigger 5 Selection Register High, ADC Channel Trigger 6 Selection Register Low and ADC Channel Trigger 6 Selection Register High.

Adds minor text edits throughout document.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 06 Apr 2026

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

dsPIC33CK512MP608 Family Data Sheet

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from