

Product Change Notification Number: WC131404

Notification Date: April 24, 2013

Title: Die Revision Change for ATxmega256D3						
Product Identification:						
ATxmega256D3-AU		ATxmega256D3-AUR				
ATxmega256D3-MH		ATxmega256D3-MHR				
Reason for Change:	<input checked="" type="checkbox"/> Material / Composition <input type="checkbox"/> Processing / Manufacturing	<input checked="" type="checkbox"/> Design / Firmware <input type="checkbox"/> Logistics	<input type="checkbox"/> Manufacturing Location <input checked="" type="checkbox"/> Quality / Reliability			
Change Description: This notification is to advise our customers that Atmel will introduce new revisions of the AVR microcontroller products listed above. The new revisions are package and pin compatible to the existing revisions. They are introduced in order to remove errata and enhance the product. Actual devices changes are minimal, but for your reference they are listed here together with enhancements that are a pure superset of existing functions. Samples are only available in tape&reel and can be ordered through Atmel Sample Center by logging on to https://samples.atmel.com/scripts/samplecenter.dll?atmel?cmd=menu Specific ordering codes for new die revision samples only are shown in the table below, and are available for sample orders only until the proposed first shipment date. For all production orders, only standard existing ordering codes will be accepted.						
Part number	Ordering code for samples					
ATxmega256D3-AUR	ATxmega256D3-AURK					
ATxmega256D3-MHR	ATxmega256D3-MHRK					
<u>Note that the K in sample ordering codes will not be marked on the package.</u>						
Changes The new revision change the following:						
<ul style="list-style-type: none">Reduced current consumption in Active and Idle modesIncreased typical current consumption in Power-down and Power-save modesIncreased maximum ADC sample rateReduced Analog Comparator propagation delayBrown-Out Detection (BOD) levels.The BOD is forced on only during selected NVM programming commandsChip erase time during programming32kHz internal ULP oscillator frequencyAccess to unused registers removedBonding wire material has changed from gold to copperThe I/O pins comply with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.						

New configuration options and functions

The new revision includes new configuration options and functions that are a superset of existing functions. This means that existing software for the existing device revisions will work on the new revision without changing existing configuration or enabling new functions.

See Appendix 1 for more details on changes.

See Appendix 2 for more details on added functions.

Identification Method to Distinguish Change:

For packages where space allows for die ID to be part of marking, new revision material is identified as 359P4I.

Qualification Data:	<input checked="" type="checkbox"/> Available	<input type="checkbox"/> Will be available (mm/dd/yr):	<input type="checkbox"/> Not Applicable
Samples:	<input checked="" type="checkbox"/> Available	<input type="checkbox"/> Will be available (mm/dd/yr):	<input type="checkbox"/> Not Applicable

Quantifiable Impact on Quality & Reliability:

None.

Proposed First Ship Date*: July 19, 2013

**The Proposed First Ship Date is the forecasted date that a customer may expect to receive changed product. This is determined by the estimated date of inventory depletion on the PCN issue date. This may be affected by fluctuations in supply and demand. Consequently, although customers should be prepared to receive changed product on this date, Atmel will continue to ship pre-changed product until a time in which inventory has been depleted. This may result in pre-changed product being shipped to customers after this forecasted date.*

Atmel Contact: Please contact your Atmel Sales Representative or Distributor for additional information (when replying via e-mail please include PCN number in subject line).

Information provided herein is in connection with Atmel products and this information is provided "AS IS". Atmel assumes no responsibility for any errors that may appear in this document. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Atmel's Terms and Conditions of Sale for such products, Atmel assumes no liability whatsoever, and Atmel disclaims any express or implied warranty, including liability or warranties relating to fitness for a particular purpose, merchantability, or non-infringement of any patent, copyright or other intellectual property right. Atmel products are not intended for use in a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury. Atmel may make changes to specifications and product descriptions at any time, without notice.

CUSTOMER ACKNOWLEDGEMENT OF RECEIPT: Atmel requests you acknowledge receipt of this PCN. Please complete and email to pcnadm@atmel.com and the Atmel Contact listed above. In your acknowledgement, you can grant approval or request additional information. **Atmel will deem this change accepted unless specific conditions of acceptance are provided in writing within 30 days from the date of this notice.**

Company:	
Name:	
Title:	
Date:	
Email Address:	
Location:	
Comments:	

Appendix 1: Change Description Details

Reduced current consumption Active and Idle mode

The table below lists the typical and maximum current consumption in the existing and new revision.

Parameter	Condition	Existing revisions			New revision			Units
		Min	Typ	Max	Min	Typ	Max	
Active power consumption	32kHz, Ext. Clk	Vcc = 1.8V		25			60	µA
		Vcc = 3.0V		71			140	
	1MHz, Ext. Clk	Vcc = 1.8V		317			245	
		Vcc = 3.0V		697			550	
	2MHz, Ext. Clk	Vcc = 1.8V		613	800		440	700
		Vcc = 3.0V	1.34	1.8		0.9	1.5	mA
	32MHz, Ext. Clk		15.7	18		9.0	15	
Idle power consumption	32kHz, Ext. Clk	Vcc = 1.8V		3.6			3.0	µA
		Vcc = 3.0V		6.9			3.5	
	1MHz, Ext. Clk	Vcc = 1.8V		112			55	
		Vcc = 3.0V		215			110	
	2MHz, Ext. Clk	Vcc = 1.8V		224	350		105	350
			430	650		215	650	µA
	32MHz, Ext. Clk		6.9	8.0		3.4	8.0	
Power-down power consumption	T = 25°C	Vcc = 3.0V	0.1	3.0		0.1	1.0	µA
	T = 85°C		1.75	5.0		3.5	6.0	
	WDT and sampled BOD enabled, T = 25°C		1.0	6.0		1.5	2.0	
	WDT and sampled BOD enabled, T = 85°C		2.7	10.0		5.8	10.0	
	RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C		Vcc = 1.8V	0.5			1.3	
Power-save power consumption			Vcc = 3.0V	0.7			1.4	µA
	RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C		Vcc = 1.8V	0.5	4.0		0.7	
			Vcc = 3.0V	0.7	4.0		0.8	
	RTC from low power 32.768kHz TOSC, T = 25°C		Vcc = 1.8V	na	na		0.9	
Reset power consumption	Current through RESET pin substracted	Vcc = 3.0V		1300			170	

Increased ADC maximum samples rate

The maximum ADC clock frequency and sample rate is increased, as shown in the table below.

Parameter	Existing revisions			New revision			Units
	Min	Typ	Max	Min	Typ	Max	
ADC clock frequency	na		1400	100		1800	kHz
ADC samples rate	na		200	16		300	kSPS

Reduced Analog Comparator propagation delay

The Analog Comparator propagation delay is reduced, as shown in the table below.

Parameter	Condition	Existing revisions			Units
		Min	Typ	Max	
Propagation delay	Vcc = 3.0V, T=85°C		na	na	ns
Propagation delay	Vcc = 1.6V-3.6V, T=25°C		175		ns

Parameter	Condition	New revision			Units
		Min	Typ	Max	
Propagation delay	Vcc = 3.0V, T=85°C		20	40	ns
Propagation delay	Vcc = 3.0V, T=25°C		17		ns

Brown-Out Detection (BOD) levels.

The table below lists the BOD levels in the existing revisions, and the expected BOD levels in the new revision.

Parameter	Existing revisions			New revision			Units
	Min	Typ	Max	Min	Typ	Max	
BOD level 0 falling Vcc	1.62	1.63	1.7	1.50	1.60	1.70	V
BOD level 1 falling Vcc		1.9			1.8		
BOD level 2 falling Vcc		2.17			2.0		
BOD level 3 falling Vcc		2.43			2.2		
BOD level 4 falling Vcc		2.68			2.4		
BOD level 5 falling Vcc		2.96			2.6		
BOD level 6 falling Vcc		3.22			2.8		
BOD level 7 falling Vcc		3.49			3.0		

The BOD forced on only during selected NVM programming commands

For existing revisions the BOD is forced on for all Non-Volatile Memory (NVM) programming. For the new revision, the BOD is only forced on during chip erase and when the PDI is enabled. For other NVM programming operations, the POR threshold voltage (V_{POT+}) is the limit for aborting.

Chip erase time during programming

For the existing revisions the chip erase time is about 40ms, while in the new revision this is increased to 105 ms.

32kHz internal ULP oscillator frequency

The frequency of the 32kHz internal ULP oscillator is increased to match its nominal frequency with guaranteed accuracy.

Parameter	Condition	Existing revisions			New revision			Units
		Min	Typ	Max	Min	Typ	Max	
Factory calibrated frequency			26			32		kHz
Factory calibration accuracy	$V_{CC} = 3.0V, T = 85^{\circ}C$	na		na	-12		12	%
Accuracy		na		na	-30		30	

Removed registers

The below register bits have been removed as they are unused.

Register Name	Register Bit	Function
COMPO	COMP[7:0]	Oscillator Compare Register 0

Appendix 2: Added Functions

Clock System

- Alternate pin location for TOSC1 and TOSC2 pins for 32.768 kHz crystal connection on devices with shared TOSC and XTAL location today.
- A divide by two option for the PLL output.
- PLL lock failure detection with optional non maskable interrupt for improved safety and robustness.
- Non-prescaled Real Time Counter clock source options: External clock from TOSC1, 32.768 kHz from TOSC, and the 32.768 kHz from the 32.768 kHz Internal Oscillator.
- Higher drive option for external crystal oscillator to support higher load crystals.
- The 32 MHz internal oscillator can be tuned to run at any frequency between 30 MHz and 55 MHz.

I/O Ports

- Alternate pin locations for Timer/Counter 0 Compare Channels, USART0 and SPI.
- Alternate pin locations for the Peripheral Clock and Event output functions.
- The Real Time Counter clock can be output to a port pin.
- Any Event Channel can be output to a port pin.

Two Wire Interface

- The SDA Hold time can be increased and configured in order to be SMBus compliant.

Analog to Digital Converter

- Automatic input channel scan.
- VCC/2 voltage reference option.
- 1/2x (divide by two) gain stage setting.
- Internal Ground can be used as negative input in differential mode with and without gain.
- Sample time is configurable

Analog Comparator

- Analog Comparator 1 can be output on a port pin.
- Added constant current source.

CRC16/CRC32 Generator

- A CRC16/CRC32 Module that supports CRC16 (RC-CCITT) and CRC-32 (IEEE 802.3).

16-bit Timer / Counter 0

- Split mode that enable a system of two 8-bit Timer/Counters with 4 PWM channels each.

AWeX

- Hi-Res+ option to allow PWM resolution to be increased with 8x (3-bit)

Power Management

- Possibility to enable sequential start of the internal modules used for ADC and Analog Comparator in order to reduce the peak start-up current.