United States United States
Please confirm your currency selection:


Texas Instruments SN74AVC4T234 4-Bit Dual-Supply Bus Transceiver

Texas Instruments SN74AVC4T234 4-Bit Dual-Supply
Bus Transceiver

Texas Instruments SN74AVC4T234 4-Bit Dual-Supply Bus Transceiver uses two separate configurable power-supply rails to enable asynchronous communication between B-port inputs and A-port inputs. The A port is designed to track VCCA while the B port is designed to track VCCB. Both VCCA and VCCB are configurable from 0.9V to 3.6V. TI SN74AVC4T234 4-Bit Non-Inverting Bus Translator ensures both a very low static and dynamic power consumption across the entire VCC range of 0.9V to 3.6V, resulting in an increased battery life. The TI SN74AVC4T234 Dual-Supply Bus Transceiver also maintains excellent signal integrity and is fully specified for partial-power-down applications using Ioff.

Features
  • Wide Operating VCC Range of 0.9V to 3.6V
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Max tpd of 3.7ns at 3.3V
  • Balanced propagation delays: tPLH = tPHL
  • Low Static-Power Consumption, 5µA Max ICC
  • Input-Disable Feature Allows Floating Input Conditions
  • ±3-mA Output Drive at 1.8V
  • 26Ω series resistor on A-side outputs
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
  • Maximum Data Rates
    • 380 Mbps (1.8-V to 3.3-V Translation)
    • 200 Mbps (<1.8-V to 3.3-V Translation)
    • 200 Mbps (Translate to 2.5 V or 1.8 V)
    • 150 Mbps (Translate to 1.5 V)
    • 100 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 500-V Charged-Device Model (C101)

Logic Diagram

Logic Diagram
  • Texas Instruments
  • Semiconductors|Integrated Circuits|IC-Logic