

# Intel<sup>®</sup> Xeon<sup>®</sup> Processor E3-1200 v2 Product Family

**Specification Update** 

May 2012

Reference Number: 326774-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm.

Intel<sup>®</sup> Virtualization Technology requires a computer system with an enabled Intel<sup>®</sup> processor, BIOS, virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit: http://www.intel.com/go/virtualization.

Intel<sup>®</sup> Turbo Boost Technology requires a system with Intel<sup>®</sup> Turbo Boost Technology. Intel Turbo Boost Technology and Intel Turbo Boost Technology 2.0 are only available on select Intel<sup>®</sup> processors. Consult your PC manufacturer. Performance varies depending on hardware, software, and system configuration. For more information, visit: http://www.intel.com/go/turbo.

Intel<sup>®</sup> Hyper-Threading Technology requires an Intel<sup>®</sup> HT Technology enabled system, check with your PC manufacturer. Performance will vary depending on the specific hardware and software used. Not available on Intel<sup>®</sup> Core<sup>™</sup> i5-750. For more information including details on which processors support HT Technology, visit http://www.intel.com/info/hyperthreading.

Intel<sup>®</sup> 64 architecture requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more infor4mation. For more information, visit: http://www.intel.com/info/em64t.

Intel, Intel Xeon, Pentium, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



## Contents

Revision History	5
Preface	6
Summary Tables of Changes	8
Identification Information	13
Errata	16
Specification Changes	
Specification Clarifications	40
Documentation Changes	41







# **Revision History**

Revision	Description	Date
001	Initial Release.	May 2012



This document is an update to the specifications contained in the Affected Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

#### **Affected Documents**

Document Title	Document Number
Intel <sup>®</sup> Xeon <sup>®</sup> Processor E3-1200 v2 Product Family Datasheet, Volume 1	326772-001
Intel <sup>®</sup> Xeon <sup>®</sup> Processor E3-1200 v2 Product Family Datasheet, Volume 2	326773-001

#### **Related Documents**

Document Title	Document Number/ Location
AP-485, Intel <sup>®</sup> Processor Identification and the CPUID Instruction	http://www.intel.com/ design/processor/ applnots/241618.htm
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture	
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M	
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z	http://www.intel.com/
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide	products/processor/ manuals/index.htm
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide	
Intel <sup>®</sup> 64 and IA-32 Intel Architecture Optimization Reference Manual	
Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual Documentation Changes	http://www.intel.com/ design/processor/ specupdt/252046.htm
ACPI Specifications	www.acpi.info



#### Nomenclature

**Errata** are design defects or errors. These may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics such as, core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so on).

# **Summary Tables of Changes**

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables uses the following notations:

#### **Codes Used in Summary Tables**

#### Stepping

X:	Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.
(No mark)	
or (Blank box):	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.
(Page):	Page location of item in this document.
Doc:	Document change or update will be implemented.
Plan Fix:	This erratum may be fixed in a future stepping of the product.
Fixed:	This erratum has been previously fixed.
No Fix:	There are no plans to fix this erratum.

#### Row

Page

**Status** 

Change bar to left of a table row indicates this erratum is either new or modified from the previous version of the document.



### Errata (Sheet 1 of 3)

Steppings							
Number	E-1	L-1	Status	ERRATA			
BW1	Х	Х	No Fix	The Processor May Report a #TS Instead of a #GP Fault			
BW2	х	х	No Fix	REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations.			
BW3	Х	Х	No Fix	IO_SMI Indication in SMRAM State Save Area May be Set Incorrectly			
BW4	Х	Х	No Fix	Performance Monitor SSE Retired Instructions May Return Incorrect Values			
BW5	Х	Х	No Fix	IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception			
BW6	х	х	No Fix	Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions			
BW7	Х	Х	No Fix	General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be Preempted			
BW8	х	х	No Fix	LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode			
BW9	х	х	No Fix	Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR or XSAVE/XRSTOR Image Leads to Partial Memory Update			
BW10	Х	Х	No Fix	Values for LBR/BTS/BTM Will be Incorrect after an Exit from SMM			
BW11	х	х	No Fix	EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change			
BW12	Х	Х	No Fix	B0-B3 Bits in DR6 For Non-Enabled Breakpoints May be Incorrectly Set			
BW13	Х	Х	No Fix	MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error			
BW14	Х	Х	No Fix	Debug Exception Flags DR6.B0-B3 Flags May be Incorrect for Disabled Breakpoints			
BW15	Х	Х	No Fix	LER MSRs May Be Unreliable			
BW16	Х	Х	No Fix	Storage of PEBS Record Delayed Following Execution of MOV SS or STI			
BW17	Х	Х	No Fix	PEBS Record not Updated when in Probe Mode			
BW18	Х	Х	No Fix	MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang			
BW19	Х	Х	No Fix	Faulting MMX Instruction May Incorrectly Update x87 FPU Tag Word			
BW20	Х	х	No Fix	An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a System Hang			
BW21	х	х	No Fix	#GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code			
BW22	х	х	No Fix	DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction			
BW23	Х	Х	No Fix	APIC Error "Received Illegal Vector" May be Lost			
BW24	Х	х	No Fix	Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations			
BW25	х	х	No Fix	Reported Memory Type May Not Be Used to Access the VMCS and Referenced Data Structures			
BW26	х	х	No Fix	LBR, BTM or BTS Records May have Incorrect Branch From Information After an EIST/T- state/S-state/C1E Transition or Adaptive Thermal Throttling			
BW27	х	х	No Fix	Fault Not Reported When Setting Reserved Bits of Intel® VT-d Queued Invalidation Descriptors			
BW28	х	х	No Fix	FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode			



### Errata (Sheet 2 of 3)

	Step	pings				
Number	E-1	L-1	Status	ERRATA		
BW29	х	х	No Fix	VMREAD/VMWRITE Instruction May Not Fail When Accessing an Unsupported Field in VMCS		
BW30	Х	Х	No Fix	Spurious Interrupts May be Generated From the Intel® VT-d Remap Engine		
BW31	х	х	No Fix	Malformed PCIe Transactions May be Treated as Unsupported Requests Instead of as Critical Errors		
BW32	х	х	No Fix	Reception of Certain Malformed Transactions May Cause PCIe Port to Hang Rather Than Reporting an Error		
BW33	Х	Х	No Fix	Clock Modulation Duty Cycle Cannot be Programmed to 6.25%		
BW34	Х	Х	No Fix	Processor May Fail to Acknowledge a TLP Request		
BW35	Х	Х	No Fix	An Unexpected PMI May Occur After Writing a Large Value to IA32_FIXED_CTR2		
BW36	Х	Х	No Fix	A Write to the IA32_FIXED_CTR1 MSR May Result in Incorrect Value in Certain Conditions		
BW37	Х	Х	No Fix	PCIe* LTR Incorrectly Reported as Being Supported		
BW38	Х	Х	No Fix	PerfMon Overflow Status Can Not be Cleared After Certain Conditions Have Occurred		
BW39	Х	Х	No Fix	#GP May be Signaled When Invalid VEX Prefix Precedes Conditional Branch Instructions		
BW40	Х	Х	No Fix	Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered		
BW41	Х	Х	No Fix	PCI Express* Differential Peak-Peak Tx Voltage Swing May Violate the Specification		
BW42	х	х	No Fix	PCMPESTRI, PCMPESTRM, VPCMPESTRI and VPCMPESTRM Always Operate with 32-bit Length Registers		
BW43	Х	Х	No Fix	Multiple Performance Monitor Interrupts are Possible on Overflow of Fixed Counter 0		
BW44	Х	Х	No Fix	IA32_FEATURE_CONTROL MSR May be Uninitialized on a Cold Reset		
BW45	х	х	No Fix	DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a REP MOVSB or STOSB		
BW46	х	х	No Fix	Setting Hardware Autonomous Speed Disable Configuration Bit Will Block Initial Speed Upgrade		
BW47	Х	Х	No Fix	LTR Message is Not Treated as an Unsupported Request		
BW48	х	х	No Fix	64-bit REP MOVSB/STOSB May Clear The Upper 32-bits of RCX, RDI And RSI Before Any Data is Transferred		
BW49	х	х	No Fix	An Interrupt Recognized Prior to First Iteration of REP MOVSB/STOSB May Result EFLAGS.RF Being Incorrectly Set		
BW50	х	х	No Fix	Accessing Physical Memory Space 0-640K through the Graphics Aperture May Cause Unpredictable System Behavior		
BW51	Х	Х	No Fix	PEBS May Unexpectedly Signal a PMI After The PEBS Buffer is Full		
BW52	Х	Х	No Fix	Instructions Retired Event May Over Count Execution of IRET Instructions		
BW53	Х	Х	No Fix	PCIe* Link May Unexpectedly Exit Loopback State		
BW54	Х	Х	No Fix	The RDRAND Instruction Will Not Execute as Expected		
BW55	х	х	No Fix	A PCIe* Device That Initially Transmits Minimal Posted Data Credits May Cause a System Hang		
BW56	Х	Х	No Fix	PCI Express* Gen3 Receiver Return Loss May Exceed Specifications		
BW57	Х	Х	No Fix	Direct Access Via VT-d to The Processor Graphics Device May Lead to a System Hang		
BW58	Х	Х	No Fix	An Event May Intervene Before a System Management Interrupt That Results from IN or INS		



### Errata (Sheet 3 of 3)

Step		oings	Chatrus	EDD ATA		
Number	E-1	L-1	Status	ERRATA		
BW59	х	х	No Fix	PCIe* May Associate Lanes That Are Not Part of Initial Link Training to L0 During Upconfiguration		
BW60	х	х	No Fix	The Processor May Not Comply With PCIe* Equalization Preset Reflection Requirements for 8 GT/s Mode of Operation		
BW61	Х	Х	No Fix	Processor May Issue PCIe* EIEOS at Incorrect Rate		
BW62	х	х	No Fix	Reduced Swing Output Mode Needs Zero De-emphasis to be Supported in PCIe* 5GT/s Speed		
BW63	Х	Х	No Fix	PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be Incorrect		
BW64	Х	Х	No Fix	PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s		
BW65	х	х	No Fix	Reception of Certain Malformed Transactions May Cause PCIe* Port to Hang Rather Than Reporting an Error		
BW66	Х	Х	No Fix	PCIe* Link Width May Degrade After a Warm Reset		
BW67	Х	Х	No Fix	MSR_PKG_Cx_RESIDENCY MSRs May Not be Accurate		
BW68	Х	Х	No Fix	PCIe* Link May Not Enter Loopback.Active When Directed		
BW69	х	х	No Fix	Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May Produce a #NM Exception		
BW70	Х	Х	No Fix	Unexpected #UD on VZEROALL/VZEROUPPER		
BW71	Х	Х	No Fix	PCIe* Root Port May Not Initiate Link Speed Change		
BW72	Х	Х	No Fix	Successive Fixed Counter Overflows May be Discarded		
BW73	Х	Х	No Fix	Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception		
BW74	х	х	No Fix	VM Exits Due to "NMI-Window Exiting" May Not Occur Following a VM Entry to the Shutdown State		
BW75	х	х	No Fix	Execution of INVVPID Outside 64-Bit Mode Cannot Invalidate Translations For 64-Bit Linear Addresses		
BW76	Х	Х	No Fix	PCIe* Controller May Not Properly Indicate Link Electrical Idle Condition		
BW77	Х	Х	No Fix	PCIe* Controller May Not Enter Loopback		
BW78	Х	Х	No Fix	Link Margin Characterization May Hang Link		
BW79	Х	Х	No Fix	Unused PCIe* Lanes May Report Correctable Errors		
BW80	Х	Х	No Fix	RDMSR of IA32_PERFEVTSEL{4-7} May Return Erroneous Information		
BW81	Х	Х	No Fix	PCIe* Link May Fail Link Width Upconfiguration		
BW82	Х	Х	No Fix	Graphics L3 Cache Parity Errors May Not be Detected		
BW83	х	х	No Fix	A PCIe* Link That is in Link Disable State May Prevent DDR I/O Buffers From Entering a Power Gated State		



### **Specification Changes**

Number	SPECIFICATION CHANGES					
	None for this revision of this specification update.					

### **Specification Clarifications**

Number	SPECIFICATION CLARIFICATIONS			
	None for this revision of this specification update.			

#### **Documentation Changes**

Number	DOCUMENTATION CHANGES				
	None for this revision of this specification update.				



# **Identification Information**

#### **Component Identification using Programming Interface**

The processor stepping can be identified by the following register contents:

Reserved	Extended Family <sup>1</sup>	Extended Model <sup>2</sup>	Reserved	Processor Type <sup>3</sup>	Family Code <sup>4</sup>	Model Number <sup>5</sup>	Stepping ID <sup>6</sup>
31:28	27:20	19:16	15:14	13:12	11:8	7:4	3:0
	0000000b	0011b		00b	0110	1010b	xxxxb

#### Notes:

- The Extended Family, bits [27:20] are used in conjunction with the Family Code, specified in bits [11:8], to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro, Pentium 4, or Intel<sup>®</sup> Core<sup>™</sup> processor family.
- The Extended Model, bits [19:16] in conjunction with the Model Number, specified in bits [7:4], are used to identify the model of the processor within the processor's family.
   The Processor Type, specified in bits [13:12] indicates whether the processor is an original OEM
- The Processor Type, specified in bits [13:12] indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).
- system).
  4. The Family Code corresponds to bits [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
- 5. The Model Number corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
- 6. The Stepping ID in bits [3:0] indicates the revision number of that model. See Table 1 for the processor stepping ID number in the CPUID information.

When EAX is initialized to a value of '1', the CPUID instruction returns the *Extended Family, Extended Model, Processor Type, Family Code, Model Number and Stepping ID* value in the EAX register. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

The processor can be identified by the following register contents:

Stepping	Vendor ID <sup>1</sup>	Host Device ID <sup>2</sup>	Processor Graphics Device ID <sup>3</sup>	Revision ID <sup>4</sup>	
E-1	8086h	0158h	GT1: 0152h GT2: 0162h	09h	

Notes:

1. The Vendor ID corresponds to bits 15:0 of the Vendor ID Register located at offset 00h–01h in the PCI function 0 configuration space.

2. The Host Device ID corresponds to bits 15:0 of the Device ID Register located at Device 0 offset 02h– 03h in the PCI function 0 configuration space.

 The Processor Graphics Device ID (DID2) corresponds to bits 15:0 of the Device ID Register located at Device 2 offset 02h-03h in the PCI function 0 configuration space.

 The Revision Number corresponds to bits 7:0 of the Revision ID Register located at offset 08h in the PCI function 0 configuration space.



#### **Component Marking Information**

The processor stepping can be identified by the following component markings.

# i ⊗ ©'10 BRAND PROC# SLXXX SPEED [COO] [FPO] ⊕

#### Figure 1. Processor Production Top-side Markings (Example)

#### Table 1.Processor Identification (Sheet 1 of 2)

S-Spec Number	Processor Number	Stepping	Processor Signature	Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency (MHz)	Max Intel <sup>®</sup> Turbo Boost Technology 2.0 Frequency (GHz) <sup>1</sup>	Shared L3 Cache Size (MB)	Notes
SR0PC	E3-1290 v2	E-1	000306A9h	3.7 / 1600 / 0	4 core: 3.8 3 core: 3.9 2 core: 4 1 core: 4.1	8	2,3,4,5
SROPD	E3-1285 v2	E-1	000306A9h	3.6 / 1600 / 650	4 cores 3.7 3 cores 3.8 2 cores 3.9 1 cores 4.0	8	2,3,4,5
SRORD	E3-1285L v2	E-1	000306A9h	3.2 / 1600 / 650	4 cores 3.5 3 cores 3.6 2 cores 3.8 1 cores 3.9	8	2,3,4,5
SROPA	E3-1275 v2	E-1	000306A9h	3.5 / 1600 / 650	4 core: 3.7 3 core: 3.8 2 core: 3.9 1 core: 3.9	8	2,3,4,5
SR0P6	E3-1270 v2	E-1	000306A9h	3.5 / 1600 / 0	4 core: 3.7 3 core: 3.8 2 core: 3.9 1 core: 3.9	8	2,3,4,5



S-Spec Number	Processor Number	Stepping	Processor Signature	Core Frequency (GHz) / DDR3 (MHz) / Processor Graphics Frequency (MHz)	Max Intel <sup>®</sup> Turbo Boost Technology 2.0 Frequency (GHz) <sup>1</sup>	Shared L3 Cache Size (MB)	Notes
SROPB	E3-1265L v2	E-1	000306A9h	2.5 / 1600 / 650	4 core: 3.1 3 core: 3.2 2 core: 3.4 1 core: 3.5	8	2,3,4,5
SR0P9	E3-1245 v2	E-1	000306A9h	3.4 / 1600 / 650	4 core: 3.6 3 core: 3.7 2 core: 3.8 1 core: 3.8	8	2,3,4,5
SR0P5	E3-1240 v2	E-1	000306A9h	3.4 / 1600 / 0	4 core: 3.6 3 core: 3.7 2 core: 3.8 1 core: 3.8	8	2,3,4,5
SR0P4	E3-1230 v2	E-1	000306A9h	3.3 / 1600 / 0	4 core: 3.5 3 core: 3.6 2 core: 3.7 1 core: 3.7	8	2,3,4,5
SROPJ	E3-1225 v2	E-1	000306A9h	3.2 / 1600 / 650	4 core: 3.4 3 core: 3.5 2 core: 3.6 1 core: 3.6	8	3,4,5
SR0PH	E3-1220 v2	E-1	000306A9h	3.1 / 1600	4 core: 3.3 3 core: 3.4 2 core: 3.5 1 core: 3.5	8	3,4,5
SR0R6	E3-1220L v2	L-1	000306A9h	2.3 / 1600 / 0	4 core: 0 3 core: 0 2 core: 3.3 1 core: 3.5	3	2,3,4,5

#### **Processor Identification (Sheet 2 of 2)** Table 1.

**Notes:** 1.

This column indicates maximum Intel<sup>®</sup> Turbo Boost Technology 2.0 frequency (GHz) for 4, 3, 2 or 1 cores active respectively. Intel<sup>®</sup> Hyper-Threading Technology enabled. Intel<sup>®</sup> Trusted Execution Technology (Intel<sup>®</sup> TXT) enabled. Intel<sup>®</sup> Virtualization Technology for IA-32, Intel<sup>®</sup> 64 and Intel<sup>®</sup> Architecture (Intel<sup>®</sup> VT-x) enabled. Intel<sup>®</sup> Virtualization Technology for Directed I/O (Intel<sup>®</sup> VT-d) enabled. Intel<sup>®</sup> AES-NI enabled.

2. 3. 4. 5. 6.



#### BW1. The Processor May Report a #TS Instead of a #GP Fault

- Problem: A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception) instead of a #GP fault (general protection exception).
- Implication: Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP fault. Intel has not observed this erratum with any commercially available software.
- Workaround: None identified.

#### Status: For the steppings affected, see the Summary Tables of Changes.

- BW2. REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations.
- Problem: Under certain conditions as described in the Software Developers Manual section "Outof-Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as fast strings. Due to this erratum fast string REP MOVS/REP STOS instructions that cross page boundaries from WB/WC memory types to UC/WP/WT memory types, may start using an incorrect data size or may observe memory ordering violations.
- Implication: Upon crossing the page boundary the following may occur, dependent on the new page memory type:
  - UC the data size of each write will now always be 8 bytes, as opposed to the original data size.
  - WP the data size of each write will now always be 8 bytes, as opposed to the original data size and there may be a memory ordering violation.
  - WT there may be a memory ordering violation.
- Workaround: Software should avoid crossing page boundaries from WB or WC memory type to UC, WP or WT memory type within a single REP MOVS or REP STOS instruction that will execute with fast strings enabled.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW3. IO\_SMI Indication in SMRAM State Save Area May be Set Incorrectly

- Problem: The IO\_SMI bit in SMRAM's location 7FA4H is set to "1" by the CPU to indicate a System Management Interrupt (SMI) occurred as the result of executing an instruction that reads from an I/O port. Due to this erratum, the IO\_SMI bit may be incorrectly set by:
  - A non-I/O instruction
  - SMI is pending while a lower priority event interrupts
  - A REP I/O read
  - A I/O read that redirects to MWAIT

Implication: SMM handlers may get false IO\_SMI indication.

- Workaround: The SMM handler has to evaluate the saved context to determine if the SMI was triggered by an instruction that read from an I/O port. The SMM handler must not restart an I/O instruction if the platform has not been configured to generate a synchronous SMI for the recorded I/O port address.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW4. Performance Monitor SSE Retired Instructions May Return Incorrect Values

- Problem: Performance Monitoring counter SIMD\_INST\_RETIRED (Event: C7H) is used to track retired SSE instructions. Due to this erratum, the processor may also count other types of instructions resulting in higher than expected values.
- Implication: Performance Monitoring counter SIMD\_INST\_RETIRED may report count higher than expected.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### **BW5.** IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception

- Problem: In IA-32e mode, it is possible to get an Alignment Check Exception (#AC) on the IRET instruction even though alignment checks were disabled at the start of the IRET. This can only occur if the IRET instruction is returning from CPL3 code to CPL3 code. IRETs from CPL0/1/2 are not affected. This erratum can occur if the EFLAGS value on the stack has the AC flag set, and the interrupt handler's stack is misaligned. In IA-32e mode, RSP is aligned to a 16-byte boundary before pushing the stack frame.
- Implication: In IA-32e mode, under the conditions given above, an IRET can get a #AC even if alignment checks are disabled at the start of the IRET. This erratum can only be observed with a software generated stack frame.
- Workaround: Software should not generate misaligned stack frames for use with IRET.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW6. Performance Monitoring Event FP\_MMX\_TRANS\_TO\_MMX May Not Count Some Transitions

- Problem: Performance Monitor Event FP\_MMX\_TRANS\_TO\_MMX (Event CCH, Umask 01H) counts transitions from x87 Floating Point (FP) to MMX<sup>™</sup> instructions. Due to this erratum, if only a small number of MMX instructions (including EMMS) are executed immediately after the last FP instruction, a FP to MMX transition may not be counted.
- Implication: The count value for Performance Monitoring Event FP\_MMX\_TRANS\_TO\_MMX may be lower than expected. The degree of undercounting is dependent on the occurrences of teption). Intel has not observed this erratum with any commercially available software.
- Workaround: None identified
- Status: For the steppings affected, see the Summary Tables of Changes.

#### **BW7.** General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be Preempted

- Problem: When the processor encounters an instruction that is greater than 15 bytes in length, a #GP is signaled when the instruction is decoded. Under some circumstances, the #GP fault may be preempted by another lower priority fault (e.g. Page Fault (#PF)). However, if the preempting lower priority faults are resolved by the operating system and the instruction retried, a #GP fault will occur.
- Implication: Software may observe a lower-priority fault occurring before or in lieu of a #GP fault. Instructions of greater than 15 bytes in length can only occur if redundant prefixes are placed before the instruction.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW8. LBR, BTS, BTM May Report a Wrong Address when an Exception/ Interrupt Occurs in 64-bit Mode

- Problem: An exception/interrupt event should be transparent to the LBR (Last Branch Record), BTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However, during a specific boundary condition where the exception/interrupt occurs right after the execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFF) in 64-bit mode, the LBR return registers will save a wrong return address with bits 63 to 48 incorrectly sign extended to all 1's. Subsequent BTS and BTM operations which report the LBR will also be incorrect.
- Implication: LBR, BTS and BTM may report incorrect information in the event of an exception/ interrupt.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

# BW9. Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR or XSAVE/XRSTOR Image Leads to Partial Memory Update

- Problem: A partial memory state save of the FXSAVE or XSAVE image or a partial memory state restore of the FXRSTOR or XRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in 32-bit mode.
- Implication: FXSAVE/FXRSTOR or XSAVE/XRSTOR will incur a #GP fault due to the memory limit violation as expected but the memory state may be only partially saved or restored.
- Workaround: Software should avoid memory accesses that wrap around the respective 16-bit and 32-bit mode memory limits.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW10. Values for LBR/BTS/BTM Will be Incorrect after an Exit from SMM

- Problem: After a return from SMM (System Management Mode), the CPU will incorrectly update the LBR (Last Branch Record) and the BTS (Branch Trace Store), hence rendering their data invalid. The corresponding data if sent out as a BTM on the system bus will also be incorrect. Note: This issue would only occur when one of the 3 above mentioned debug support facilities are used.
- Implication: The value of the LBR, BTS, and BTM immediately after an RSM operation should not be used.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



# **BW11. EFLAGS** Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change

- Problem: This erratum is regarding the case where paging structures are modified to change a linear address from writable to non-writable without software performing an appropriate TLB invalidation. When a subsequent access to that address by a specific instruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT-induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag values that the EFLAGS register would have held had the instruction completed without fault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if its delivery causes a nested fault.
- Implication: None identified. Although the EFLAGS value saved by an affected event (a page fault or an EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not identified software that is affected by this erratum. This erratum will have no further effects once the original instruction is restarted because the instruction will produce the same results as if it had initially completed without fault or VM exit.
- Workaround: If the handler of the affected events inspects the arithmetic portion of the saved EFLAGS value, then system software should perform a synchronized paging structure modification and TLB invalidation.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW12. B0-B3 Bits in DR6 For Non-Enabled Breakpoints May be Incorrectly Set

- Problem: Some of the B0-B3 bits (breakpoint conditions detect flags, bits [3:0]) in DR6 may be incorrectly set for non-enabled breakpoints when the following sequence happens:
  - 1. MOV or POP instruction to SS (Stack Segment) selector;
  - 2. Next instruction is FP (Floating Point) that gets FP assist
  - 3. Another instruction after the FP instruction completes successfully
  - 4. A breakpoint occurs due to either a data breakpoint on the preceding instruction or a code breakpoint on the next instruction.

Due to this erratum a non-enabled breakpoint triggered on step 1 or step 2 may be reported in B0-B3 after the breakpoint occurs in step 4.

- Implication: Due to this erratum, B0-B3 bits in DR6 may be incorrectly set for non-enabled breakpoints.
- Workaround: Software should not execute a floating point instruction directly after a MOV SS or POP SS instruction.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW13. MCi\_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error

- Problem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the Overflow (bit [62]) in the MCi\_Status register. A DTLB error is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCi\_Status register.
- Implication: Due to this erratum, the Overflow bit in the MCi\_Status register may not be an accurate indication of multiple occurrences of DTLB errors. There is no other impact to normal processor functionality.
- Workaround: None identified.

#### Status: For the steppings affected, see the Summary Tables of Changes.



# BW14. Debug Exception Flags DR6.B0-B3 Flags May be Incorrect for Disabled Breakpoints

- Problem: When a debug exception is signaled on a load that crosses cache lines with data forwarded from a store and whose corresponding breakpoint enable flags are disabled (DR7.G0-G3 and DR7.L0-L3), the DR6.B0-B3 flags may be incorrect.
- Implication: The debug exception DR6.B0-B3 flags may be incorrect for the load if the corresponding breakpoint enable flag in DR7 is disabled.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW15. LER MSRs May Be Unreliable

- Problem: Due to certain internal processor events, updates to the LER (Last Exception Record) MSRs, MSR\_LER\_FROM\_LIP (1DDH) and MSR\_LER\_TO\_LIP (1DEH), may happen when no update was expected.
- Implication: The values of the LER MSRs may be unreliable.
- Workaround: None Identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW16. Storage of PEBS Record Delayed Following Execution of MOV SS or STI

- Problem: When a performance monitoring counter is configured for PEBS (Precise Event Based Sampling), overflow of the counter results in storage of a PEBS record in the PEBS buffer. The information in the PEBS record represents the state of the next instruction to be executed following the counter overflow. Due to this erratum, if the counter overflow occurs after execution of either MOV SS or STI, storage of the PEBS record is delayed by one instruction.
- Implication: When this erratum occurs, software may observe storage of the PEBS record being delayed by one instruction following execution of MOV SS or STI. The state information in the PEBS record will also reflect the one instruction delay.
- Workaround: None identified.

#### BW17. PEBS Record not Updated when in Probe Mode

- Problem: When a performance monitoring counter is configured for PEBS (Precise Event Based Sampling), overflows of the counter can result in storage of a PEBS record in the PEBS buffer. Due to this erratum, if the overflow occurs during probe mode, it may be ignored and a new PEBS record may not be added to the PEBS buffer.
- Implication: Due to this erratum, the PEBS buffer may not be updated by overflows that occur during probe mode.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW18. MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang

- Problem: If the target linear address range for a MONITOR or CLFLUSH is mapped to the local xAPIC's address space, the processor will hang.
- Implication: When this erratum occurs, the processor will hang. The local xAPIC's address space must be uncached. The MONITOR instruction only functions correctly if the specified linear address range is of the type write-back. CLFLUSH flushes data from the cache. Intel has not observed this erratum with any commercially available software.
- Workaround: Do not execute MONITOR or CLFLUSH instructions on the local xAPIC address space.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW19. Faulting MMX Instruction May Incorrectly Update x87 FPU Tag Word

Problem: Under a specific set of conditions, MMX stores (MOVD, MOVQ, MOVNTQ, MASKMOVQ) which cause memory access faults (#GP, #SS, #PF, or #AC), may incorrectly update the x87 FPU tag word register.

This erratum will occur when the following additional conditions are also met.

- The MMX store instruction must be the first MMX instruction to operate on x87 FPU state (i.e. the x87 FP tag word is not already set to 0x0000).
- For MOVD, MOVQ, MOVNTQ stores, the instruction must use an addressing mode that uses an index register (this condition does not apply to MASKMOVQ).
- Implication: If the erratum conditions are met, the x87 FPU tag word register may be incorrectly set to a 0x0000 value when it should not have been modified.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW20. An Uncorrectable Error Logged in IA32\_CR\_MC2\_STATUS May also Result in a System Hang

- Problem: Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS MSR (409H) may also result in a system hang causing an Internal Timer Error (MCACOD = 0x0400h) to be logged in another machine check bank (IA32\_MCi\_STATUS).
- Implication: Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS can further cause a system hang and an Internal Timer Error to be logged.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW21. #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code

- Problem: During a #GP (General Protection Exception), the processor pushes an error code on to the exception handler's stack. If the segment selector descriptor straddles the canonical boundary, the error code pushed onto the stack may be incorrect.
- Implication: An incorrect error code may be pushed onto the stack. Intel has not observed this erratum with any commercially available software.
- Workaround: None identified.

#### Status: For the steppings affected, see the Summary Tables of Changes.



#### BW22. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a Store or an MMX Instruction

- Problem: Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not cause a debug exception immediately after MOV/POP SS but will be delayed until the instruction boundary following the next instruction is reached. After the debug exception occurs, DR6.B0-B3 bits will contain information about data breakpoints matched during the MOV/POP SS as well as breakpoints detected by the following instruction. Due to this erratum, DR6.B0-B3 bits may not contain information about data breakpoints matched during the MOV/POP SS when the following instruction is either an MMX instruction that uses a memory addressing mode with an index or a store instruction.
- Implication: When this erratum occurs, DR6 may not contain information about all breakpoints matched. This erratum will not be observed under the recommended usage of the MOV SS,r/m or POP SS instructions (i.e., following them only with an instruction that writes (E/R)SP).
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW23. APIC Error "Received Illegal Vector" May be Lost

- Problem: APIC (Advanced Programmable Interrupt Controller) may not update the ESR (Error Status Register) flag Received Illegal Vector bit [6] properly when an illegal vector error is received on the same internal clock that the ESR is being written (as part of the write-read ESR access flow). The corresponding error interrupt will also not be generated for this case.
- Implication: Due to this erratum, an incoming illegal vector error may not be logged into ESR properly and may not generate an error interrupt.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW24. Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations

- Problem: Under complex microarchitectural conditions, if software changes the memory type for data being actively used and shared by multiple threads without the use of semaphores or barriers, software may see load operations execute out of order.
- Implication: Memory ordering may be violated. Intel has not observed this erratum with any commercially available software.
- Workaround: Software should ensure pages are not being actively used before requesting their memory type be changed.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW25. Reported Memory Type May Not Be Used to Access the VMCS and Referenced Data Structures

- Problem: Bits 53:50 of the IA32\_VMX\_BASIC MSR report the memory type that the processor uses to access the VMCS and data structures referenced by pointers in the VMCS. Due to this erratum, a VMX access to the VMCS or referenced data structures will instead use the memory type that the MTRRs (memory-type range registers) specify for the physical address of the access.
- Implication: Bits 53:50 of the IA32\_VMX\_BASIC MSR report that the WB (write-back) memory type will be used but the processor may use a different memory type.
- Workaround: Software should ensure that the VMCS and referenced data structures are located at physical addresses that are mapped to WB memory type by the MTRRs.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW26. LBR, BTM or BTS Records May have Incorrect Branch From Information After an EIST/T-state/S-state/C1E Transition or Adaptive Thermal Throttling

- Problem: The "From" address associated with the LBR (Last Branch Record), BTM (Branch Trace Message) or BTS (Branch Trace Store) may be incorrect for the first branch after a transition of:
  - EIST (Enhanced Intel® SpeedStep Technology)
  - T-state (Thermal Monitor states)
  - S1-state (ACPI package sleep state)
  - C1E (Enhanced C1 Low Power state)
  - Adaptive Thermal Throttling
- Implication: When the LBRs, BTM or BTS are enabled, some records may have incorrect branch "From" addresses for the first branch after a transition of EIST, T-states, S-states, C1E, or Adaptive Thermal Throttling.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW27. Fault Not Reported When Setting Reserved Bits of Intel® VT-d Queued Invalidation Descriptors

- Problem: Reserved bits in the Queued Invalidation descriptors of Intel VT-d (Virtualization Technology for Directed I/O) are expected to be zero, meaning that software must program them as zero while the processor checks if they are not zero. Upon detection of a non-zero bit in a reserved field an Intel VT-d fault should be recorded. Due to this erratum the processor does not check reserved bit values for Queued Invalidation descriptors.
- Implication: Due to this erratum, faults will not be reported when writing to reserved bits of Intel VT-d Queued Invalidation Descriptors.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW28. FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode

- Problem: The FP (Floating Point) Data Operand Pointer is the effective address of the operand associated with the last non-control FP instruction executed by the processor. If an 80-bit FP access (load or store) uses a 32-bit address size in 64-bit mode and the memory access wraps a 4-Gbyte boundary and the FP environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.
- Implication: Due to this erratum, the FP Data Operand Pointer may be incorrect. Wrapping an 80-bit FP load around a 4-Gbyte boundary in this way is not a normal programming practice. Intel has not observed this erratum with any commercially available software.
- Workaround: If the FP Data Operand Pointer is used in a 64-bit operating system which may run code accessing 32-bit addresses, care must be taken to ensure that no 80-bit FP accesses are wrapped around a 4-Gbyte boundary.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW29. VMREAD/VMWRITE Instruction May Not Fail When Accessing an Unsupported Field in VMCS

- Problem: The Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B states that execution of VMREAD or VMWRITE should fail if the value of the instruction's register source operand corresponds to an unsupported field in the VMCS (Virtual Machine Control Structure). The correct operation is that the logical processor will set the ZF (Zero Flag), write 0CH into the VM-instruction error field and for VMREAD leave the instruction's destination operand unmodified. Due to this erratum, the instruction may instead clear the ZF, leave the VM-instruction error field unmodified and for VMREAD modify the contents of its destination operand.
- Implication: Accessing an unsupported field in VMCS will fail to properly report an error. In addition, VMREAD from an unsupported VMCS field may unexpectedly change its destination operand. Intel has not observed this erratum with any commercially available software.
- Workaround: Software should avoid accessing unsupported fields in a VMCS.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW30. Spurious Interrupts May be Generated From the Intel® VT-d Remap Engine

- Problem: If software clears the F (Fault) bit 127 of the Fault Recording Register (FRCD\_REG at offset 0x208 in Remap Engine BAR) by writing 1b through RW1C command (Read Write 1 to Clear) when the F bit is already clear then a spurious interrupt from Intel VT-d (Virtualization Technology for Directed I/O) Remap Engine may be observed.
- Implication: Due to this erratum, spurious interrupts will occur from the Intel VT-d Remap Engine following RW1C clearing F bit.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### **BW31.** Malformed PCIe Transactions May be Treated as Unsupported Requests Instead of as Critical Errors

Problem: PCIe MSG/MSG\_D TLPs (Transaction Layer Packets) with incorrect Routing Code as well as the deprecated TCfgRD and TCfgWr types should be treated as malformed transactions leading to a critical error. Due to this erratum, the integrated PCIe controller's root ports may treat such messages as UR (Unsupported Requests).

Implication: Legacy malformed PCIe transactions may be treated as UR instead of as critical errors. Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

# **BW32.** Reception of Certain Malformed Transactions May Cause PCIe Port to Hang Rather Than Reporting an Error

- Problem: If the processor receives an upstream malformed non posted packet for which the type field is IO, Configuration or the deprecated TCfgRd and the format is 4 DW header, then due to this erratum the integrated PCIe controller may hang instead of reporting the malformed packet error or issuing an unsupported request completion transaction.
- Implication: Due to this erratum, the processor may hang without reporting errors when receiving a malformed PCIe transaction. Intel has not observed this erratum with any commercially available device.
- Workaround: None identified. Upstream transaction initiators should avoid issuing unsupported requests with 4 DW header formats.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW33. Clock Modulation Duty Cycle Cannot be Programmed to 6.25%

- Problem: When programming field T\_STATE\_REQ of the IA32\_CLOCK\_MODULATION MSR (19AH) bits [3:0] to '0001, the actual clock modulation duty cycle will be 12.5% instead of the expected 6.25% ratio.
- Implication: Due to this erratum, it is not possible to program the clock modulation to a 6.25% duty cycle.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### BW34. Processor May Fail to Acknowledge a TLP Request

- Problem: When a PCIe root port's receiver is in Receiver LOs power state and the port initiates a Recovery event, it will issue Training Sets to the link partner. The link partner will respond by initiating an LOs exit sequence. Prior to transmitting its own Training Sets, the link partner may transmit a TLP (Transaction Layer Packet) request. Due to this erratum, the root port may not acknowledge the TLP request.
- Implication: After completing the Recovery event, the PCIe link partner will replay the TLP request. The link partner may set a Correctable Error status bit, which has no functional effect.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW35. An Unexpected PMI May Occur After Writing a Large Value to IA32\_FIXED\_CTR2

- Problem: If the fixed-function performance counter IA32\_FIXED\_CTR2 MSR (30BH) is configured to generate a performance-monitor interrupt (PMI) on overflow and the counter's value is greater than FFFFFFFCOH, then this erratum may incorrectly cause a PMI if software performs a write to this counter.
- Implication: A PMI may be generated unexpectedly when programming IA32\_FIXED\_CTR2. Other than the PMI, the counter programming is not affected by this erratum as the attempted write operation does succeed.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.
- BW36. A Write to the IA32\_FIXED\_CTR1 MSR May Result in Incorrect Value in Certain Conditions
- Implication: Due to this erratum, IA32\_FIXED\_CTR1 MSR may be written with a corrupted value.
- Workaround: Software may avoid this erratum by writing zeros to the IA32\_FIXED\_CTR1 MSR, before the desired write operation.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW37. PCIe\* LTR Incorrectly Reported as Being Supported

- Problem: LTR (Latency Tolerance Reporting) is a new optional feature specified in PCIe rev. 2.1. The processor reports LTR as supported in LTRS bit in DCAP2 register (bus 0; Device 1; Function 0; offset 0xc4), but this feature is not supported.
- Implication: Due to this erratum, LTR is always reported as supported by the LTRS bit in the DCAP2 register.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW38. PerfMon Overflow Status Can Not be Cleared After Certain Conditions Have Occurred

- Problem: Under very specific timing conditions, if software tries to disable a PerfMon counter through MSR IA32\_PERF\_GLOBAL\_CTRL (0x38F) or through the per-counter event-select (e.g. MSR 0x186) and the counter reached its overflow state very close to that time, then due to this erratum the overflow status indication in MSR IA32\_PERF\_GLOBAL\_STAT (0x38E) may be left set with no way for software to clear it.
- Implication: Due to this erratum, software may be unable to clear the PerfMon counter overflow status indication.
- Workaround: Software may avoid this erratum by clearing the PerfMon counter value prior to disabling it and then clearing the overflow status indication bit.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW39. **#GP May be Signaled When Invalid VEX Prefix Precedes Conditional** Branch Instructions

- Problem: When a 2-byte opcode of a conditional branch (opcodes 0F8xH, for any value of x) instruction resides in 16-bit code-segment and is associated with invalid VEX prefix, it may sometimes signal a #GP fault (illegal instruction length > 15-bytes) instead of a #UD (illegal opcode) fault.
- Implication: Due to this erratum, #GP fault instead of a #UD may be signaled on an illegal instruction.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

# BW40. Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered

- Problem: If the local-APIC timer's CCR (current-count register) is 0, software should be able to determine whether a previously generated timer interrupt is being delivered by first reading the delivery-status bit in the LVT timer register and then reading the bit in the IRR (interrupt-request register) corresponding to the vector in the LVT timer register. If both values are read as 0, no timer interrupt should be in the process of being delivered. Due to this erratum, a timer interrupt may be delivered even if the CCR is 0 and the LVT and IRR bits are read as 0. This can occur only if the DCR (Divide Configuration Register) is greater than or equal to 4. The erratum does not occur if software writes zero to the Initial Count Register before reading the LVT and IRR bits.
- Implication: Software that relies on reads of the LVT and IRR bits to determine whether a timer interrupt is being delivered may not operate properly.
- Workaround: Software that uses the local-APIC timer must be prepared to handle the timer interrupts, even those that would not be expected based on reading CCR and the LVT and IRR bits; alternatively, software can avoid the problem by writing zero to the Initial Count Register before reading the LVT and IRR bits.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW41. PCI Express<sup>\*</sup> Differential Peak-Peak Tx Voltage Swing May Violate the Specification

- Problem: Under certain conditions, including extreme voltage and temperature, the peak-peak voltage may be higher than the specification.
- Implication: Violation of PCI Express® Base Specification of the VTX--DIFF-PP voltage. No failures have been observed due to this erratum.

Workaround: None identified.

#### BW42. PCMPESTRI, PCMPESTRM, VPCMPESTRI and VPCMPESTRM Always Operate with 32-bit Length Registers

- Problem: In 64-bit mode, using REX.W=1 with PCMPESTRI and PCMPESTRM or VEX.W=1 with VPCMPESTRI and VPCMPESTRM should support a 64-bit length operation with RAX/ RDX. Due to this erratum, the length registers are incorrectly interpreted as 32-bit values.
- Implication: Due to this erratum, using REX.W=1 with PCMPESTRI and PCMPESTRM as well as VEX.W=1 with VPCMPESTRI and VPCMPESTRM do not result in promotion to 64-bit length registers.
- Workaround: It is possible for the BIOS to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW43. Multiple Performance Monitor Interrupts are Possible on Overflow of Fixed Counter 0

Problem: The processor can be configured to issue a PMI (performance monitor interrupt) upon overflow of the IA32\_FIXED\_CTR0 MSR (309H). A single PMI should be observed on overflow of IA32\_FIXED\_CTR0, however multiple PMIs are observed when this erratum occurs.

This erratum only occurs when IA32\_FIXED\_CTR0 overflows and the processor and counter are configured as follows:

- Intel<sup>®</sup> Hyper-Threading Technology is enabled
- IA32\_FIXED\_CTR0 local and global controls are enabled
- IA32\_FIXED\_CTR0 is set to count events only on its own thread (IA32\_FIXED\_CTR\_CTRL MSR (38DH) bit [2] = `0).
- PMIs are enabled on IA32\_FIXED\_CTR0 (IA32\_FIXED\_CTR\_CTRL MSR bit [3] = `1)
- Freeze\_on\_PMI feature is enabled (IA32\_DEBUGCTL MSR (1D9H) bit [12] = `1)
- Implication: When this erratum occurs there may be multiple PMIs observed when IA32\_FIXED\_CTR0 overflows.
- Workaround: Disable the FREEZE\_PERFMON\_ON\_PMI feature in IA32\_DEBUGCTL MSR (1D9H) bit [12].
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW44. IA32\_FEATURE\_CONTROL MSR May be Uninitialized on a Cold Reset

- Problem: IA32\_FEATURE\_CONTROL MSR (3Ah) may have random values after RESET (including the reserved and Lock bits), and the read-modify-write of the reserved bits and/or the Lock bit being incorrectly set may cause an unexpected GP fault.
- Implication: Due to this erratum, an unexpected GP fault may occur and BIOS may not complete initialization.
- Workaround: It is possible for the BIOS to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW45. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a REP MOVSB or STOSB

- Problem: Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not cause a debug exception immediately after MOV/POP SS but will be delayed until the instruction boundary following the next instruction is reached. After the debug exception occurs, DR6.B0-B3 bits will contain information about data breakpoints matched during the MOV/POP SS as well as breakpoints detected by the following instruction. Due to this erratum, DR6.B0-B3 bits may not contain information about data breakpoints matched during the MOV/POP SS when the following instruction is either an REP MOVSB or REP STOSB.
- Implication: When this erratum occurs, DR6 may not contain information about all breakpoints matched. This erratum will not be observed under the recommended usage of the MOV SS,r/m or POP SS instructions (i.e., following them only with an instruction that writes (E/R)SP).

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



#### BW46. Setting Hardware Autonomous Speed Disable Configuration Bit Will Block Initial Speed Upgrade

- Problem: The PCI Express\* Base Specification Revision 3.0 states that the Hardware Autonomous Speed Disable bit (Link Control Register 2, bit 5) does not block the initial transition to the highest supported common link speed. Setting this bit will block all autonomous speed changes.
- Implication: Due to this erratum, if the Hardware Autonomous Speed Disable bit is set, a given PCIe link may remain at 2.5 GT/s transfer rate. This erratum has not been observed with any commercially available add-in cards.

Workaround: It is possible for software to initiate a directed speed change.

Status: For the steppings affected, see the Summary Tables of Changes.

#### BW47. LTR Message is Not Treated as an Unsupported Request

- Problem: The PCIe\* root port does not support LTR (Latency Tolerance Reporting) capability. However, a received LTR message is not treated as a UR (Unsupported Request).
- Implication: Due to this erratum, an LTR message does not generate a UR error.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### BW48. 64-bit REP MOVSB/STOSB May Clear The Upper 32-bits of RCX, RDI And RSI Before Any Data is Transferred

- Problem: If a REP MOVSB/STOSB is executed in 64-bit mode with an address size of 32 bits, and if an interrupt is being recognized at the start of the instruction operation, the upper 32-bits of RCX, RDI and RSI may be cleared, even though no data has yet been copied or written.
- Implication: Due to this erratum, the upper 32-bits of RCX, RDI and RSI may be prematurely cleared.
- Workaround: It is possible for the BIOS to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW49. An Interrupt Recognized Prior to First Iteration of REP MOVSB/STOSB May Result EFLAGS.RF Being Incorrectly Set

- Problem: If a REP MOVSB/STOSB is executed and an interrupt is recognized prior to completion of the first iteration of the string operation, EFLAGS may be saved with RF=1 even though no data has been copied or stored. The Software Developer's Manual states that RF will be set to 1 for such interrupt conditions only after the first iteration is complete.
- Implication: Software may not operate correctly if it relies on the value saved for EFLAGS.RF when an interrupt is recognized prior to the first iteration of a string instruction. Debug exceptions due to instruction breakpoints are delivered correctly despite this erratum; this is because the erratum occurs only after the processor has evaluated instructionbreakpoint conditions.
- Workaround: Software whose correctness depends on value saved for EFLAGS.RF by delivery of the affected interrupts can disable fast-string operation by clearing Fast-String Enable in bit 0 in the IA32\_MISC\_ENABLE MSR (1A0H).
- Status: For the steppings affected, see the Summary Tables of Changes.



# **BW50.** Accessing Physical Memory Space 0-640K through the Graphics Aperture May Cause Unpredictable System Behavior

Problem: The physical memory space 0-640K when accessed through the graphics aperture may result in a failure for writes to complete or reads to return incorrect results.

- Implication: A hang or functional failure may occur during graphics operation such as OGL or OCL conformance tests, 2D/3D games and graphics intensive application.
- Workaround: It is possible for the BIOS to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW51. PEBS May Unexpectedly Signal a PMI After The PEBS Buffer is Full

- Problem: The Software Developer's Manual states that no PMI should be generated when PEBS index reaches PEBS Absolute Maximum. Due to this erratum, a PMI may be generated even though the PEBS buffer is full.
- Implication: PEBS may trigger a PMI even though the PEBS index has reached the PEBS Absolute Maximum.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW52. Instructions Retired Event May Over Count Execution of IRET Instructions

- Problem: Under certain conditions, the performance monitoring event Instructions Retired (Event COH, Unmask 00H) may over count the execution of IRET instruction.
- Implication: Due to this erratum, performance monitoring event Instructions Retired may over count.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW53. PCIe\* Link May Unexpectedly Exit Loopback State

- Problem: The PCIe Port is capable of functioning as 3 independent PCIe controllers. Due to this erratum, if more than one of the controllers is in Loopback.Active state and configured as a loopback slave and if any one of these controllers transition to Loopback.Exit, all controllers in Loopback.Active will transition to Loopback.Exit.
- Implication: Loopback.Active state on a given Link may unexpectedly exit. Software should avoid configuring more than one of the PCIe Controllers as Loopback slave concurrently.
- Workaround: PCIe endpoints should avoid configuring more than one of PCIe Controllers as Loopback slave.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW54. The RDRAND Instruction Will Not Execute as Expected

- Problem: On processors that support the RDRAND instruction, that capability should be reported via the setting of CPUID.01H:ECX.RDRAND[bit 30]. Due to this erratum, that bit will not be set, and the execution of the RDRAND instruction will result in a #UD exception.
- Implication: Software will not be able to utilize the RDRAND instruction
- Workaround: It is possible for the BIOS to contain a workaround for this erratum to report RDRAND as present via CPUID and allow proper execution of RDRAND.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW55. A PCIe\* Device That Initially Transmits Minimal Posted Data Credits May Cause a System Hang

- Problem: Under certain conditions, if a PCIe device that initially transmits posted data credits less than Max\_Payload\_Size/16 + 4 (16B/4DW is unit of data flow control) and is the target of a Peer-to-Peer write of Max\_Payload\_Size, the system may hang due to Posted Data credit starvation.
- Implication: Under certain conditions, the processor may encounter a Posted Data credit starvation scenario and hang.
- Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### **BW56. PCI Express\* Gen3 Receiver Return Loss May Exceed Specifications**

- Problem: The PCIe Base Specification includes a graph that sets requirements for maximum receiver return loss versus frequency. Due to this erratum, the receiver return loss for common mode and differential mode may exceed those requirements at certain frequencies. Under laboratory conditions, Intel has observed violations of as much as 1 dB.
- Implication: The PCI Express Gen3 Base Specification for receiver return loss may be exceeded. No functional failures have been observed due to this erratum.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

# BW57. Direct Access Via VT-d to The Processor Graphics Device May Lead to a System Hang

- Problem: Under a complex set of conditions, while using VT-d (Virtualization Technology for Directed I/O) with the processor graphics device, direct access to the virtualized processor graphics device can lead to a system hang or restart.
- Implication: Systems providing direct access to processor graphics device via VT-d may hang or restart. Intel has not observed this erratum with any commercially available system.
- Workaround: VMM's should ensure that all processor graphics device interactions conform to guidance published in the Intel® Open Source HD Graphics Programmer's Reference Manual and driver writers guide.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW58. An Event May Intervene Before a System Management Interrupt That Results from IN or INS

- Problem: If an I/O instruction (IN, INS, OUT, or OUTS) results in an SMI (system-management interrupt), the processor will set the IO\_SMI bit at offset 7FA4H in SMRAM. This interrupt should be delivered immediately after execution of the I/O instruction so that the software handling the SMI can cause the I/O instruction to be re-executed. Due to this erratum, it is possible for another event (e.g., a nonmaskable interrupt) to be delivered before the SMI that follows the execution of an IN or INS instruction.
- Implication: If software handling an affected SMI uses I/O instruction restart, the handler for the intervening event will not be executed.
- Workaround: The SMM handler has to evaluate the saved context to determine if the SMI was triggered by an instruction that read from an I/O port. The SMM handler must not restart an I/O instruction if the platform has not been configured to generate a synchronous SMI for the recorded I/O port address.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW59. PCIe\* May Associate Lanes That Are Not Part of Initial Link Training to L0 During Upconfiguration

- Problem: The processor should not associate any lanes that were not part of the initial link training in subsequent upconfiguration requests from an endpoint. Due to this erratum, the processor may associate any Lane that has exited Electrical Idle, even if it is beyond the width of the initial Link training.
- Implication: Upconfiguration requests may result in a Link wider than the initially-trained Link.
- Workaround: Endpoints must ensure that upconfiguration requests do not request a Link width wider than that negotiated during initial Link training.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW60. The Processor May Not Comply With PCIe\* Equalization Preset Reflection Requirements for 8 GT/s Mode of Operation

- Problem: In endpoint-initiated transitions to Polling.Compliance at the 8 GT/s transfer rate, the processor must reflect, in its ordered sets, the Transmitter Preset requested by the endpoint regardless of preset legality. Due to this erratum, the processor will reflect the Transmitter Preset in use after an endpoint requests a reserved Transmitter Preset rather than the requested preset.
- Implication: Endpoints requiring reserved Transmitter Presets to be reflected may be adversely affected. Intel has not observed failures due to this erratum with any commercially available devices.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW61. Processor May Issue PCIe\* EIEOS at Incorrect Rate

- Problem: When initiating a Secondary Bus Reset or Link Disable procedure while a PCIe Link is in Recovery state, the processor should send an EIEOS (Electrical Idle Exit Ordered Set) after every 32 TS (Training Set) Ordered Sets. Due to this erratum, the processor may send an EIEOS after every 33 TS Ordered Sets.
- Implication: The processor may send an incorrect number of TS Ordered Sets between two EIEOS Ordered Sets when it initiates Secondary Bus Reset or Link Disable. Intel has not observed any failures with commercially available devices due to this erratum.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



# **BW62.** Reduced Swing Output Mode Needs Zero De-emphasis to be Supported in PCIe\* 5GT/s Speed

- Problem: It may not be possible to support the PCIe Transmitter Preset 1 and/or Transmitter Preset 0 equalization requests in Phase 0 or Phase 2 of Recovery.Equalization LTSSM states when operating in 8GT/s in reduced or half swing mode, if 0dB transmitter deemphasis needs to be supported when operating at 5GT/s.
- Implication: This erratum does not affect normal full swing mode of operation. Endpoints requiring OdB support in half-swing mode should avoid requesting Transmitter Preset 1 and/or Transmitter Preset 0 as preset requests in Phase 0 or Phase 2 of Recovery.Equalization when operating in 8GT/s.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### BW63. PCIe\* Root-port Initiated Compliance State Transmitter Equalization Settings May be Incorrect

- Problem: If the processor is directed to enter PCIe Polling.Compliance at 5.0 GT/s or 8.0 GT/s transfer rates, it should use the Link Control 2 Compliance Preset/De-emphasis field (bits [15:12]) to determine the correct de-emphasis level. Due to this erratum, when the processor is directed to enter Polling.Compliance from 2.5 GT/s transfer rate, it retains 2.5 GT/s de-emphasis values.
- Implication: The processor may operate in Polling.Compliance mode with an incorrect transmitter de-emphasis level.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### **BW64. PCIe\*** Controller May Incorrectly Log Errors on Transition to RxL0s

- Problem: Due to this erratum, if a link partner transitions to RxL0s state within 20 ns of entering L0 state, the PCIe controller may incorrectly log an error in ?Correctable Error Status.Receiver Error Status? field (Bus 0, Device 2, Function 0, 1, 2 and Device 6, Function 0, offset 1D0H, bit 0).
- Implication: Correctable receiver errors may be incorrectly logged. Intel has not observed any functional impact due to this erratum with any commercially available add-in cards.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

BW65. Reception of Certain Malformed Transactions May Cause PCIe\* Port to Hang Rather Than Reporting an Error

- Problem: If the processor receives an upstream malformed non posted packet for which the type field is IO, Configuration or the deprecated TCfgRd and the format is 4 DW header, then due to this erratum the integrated PCIe controller may hang instead of reporting the malformed packet error or issuing an unsupported request completion transaction.
- Implication: Due to this erratum, the processor may hang without reporting errors when receiving a malformed PCIe transaction. Intel has not observed this erratum with any commercially available device.
- Workaround: None identified. Upstream transaction initiators should avoid issuing unsupported requests with 4 DW header formats.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW66. PCIe\* Link Width May Degrade After a Warm Reset

- Problem: PCIe link width may degrade after a warm reset if the Link is operating at 8.0 GT/s or 5.0 GT/s transfer speeds prior to the reset.
- Implication: Due to this erratum, the PCIe link may retain to a narrower width, e.g. from x16 to x4.
- Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW67. MSR\_PKG\_Cx\_RESIDENCY MSRs May Not be Accurate

- Problem: If the processor is in a package C-state for an extended period of time (greater than 40 seconds) with no wake events, the value in the MSR\_PKG\_C{2,3,6,7}\_RESIDENCY MSRs (60DH and 3F8H–3FAH) will not be accurate.
- Implication: Utilities that report C-state residency times will report incorrect data in cases of long duration package C-states.
- Workaround: It is possible for the BIOS to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW68. PCIe\* Link May Not Enter Loopback.Active When Directed

- Problem: When an endpoint directs the processor to enter loopback slave mode at 8 GT/s via TS1 ordered sets with both the Loopback and Compliance Receive bits set, the PCIe link should directly enter Loopback.Active state. Due to this erratum, the processor must achieve block alignment on all looped back lanes prior to entering Loopback.Active.
- Implication: The processor will not enter Loopback.Active state as a loopback slave if any lane in a link cannot achieve block alignment.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW69. Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May Produce a #NM Exception

- Problem: The VAESIMC and VAESKEYGENASSIST instructions should produce a #UD (Invalid-Opcode) exception if the value of the vvvv field in the VEX prefix is not 1111b. Due to this erratum, if CR0.TS is "1", the processor may instead produce a #NM (Device-Not-Available) exception.
- Implication: Due to this erratum, some undefined instruction encodings may produce a #NM instead of a #UD exception.
- Workaround: Software should always set the vvvv field of the VEX prefix to 1111b for instances of the VAESIMC and VAESKEYGENASSIST instructions.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW70. Unexpected #UD on VZEROALL/VZEROUPPER

- Problem: Execution of the VZEROALL or VZEROUPPER instructions in 64-bit mode with VEX.W set to 1 may erroneously cause a #UD (invalid-opcode exception).
- Implication: The affected instructions may produce unexpected invalid-opcode exceptions in 64-bit mode.
- Workaround: Compilers should encode VEX.W = 0 for the VZEROALL and VZEROUPPER instructions.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### BW71. PCIe\* Root Port May Not Initiate Link Speed Change

- Problem: The PCIe Base specification requires the upstream component to maintain the PCIe link at the target link speed or the highest speed supported by both components on the link, whichever is lower. PCIe root port will not initiate the link speed change without being triggered by the software when the root port maximum link speed is configured to be 5.0 GT/s. System BIOS will trigger the link speed change under normal boot scenarios. However, BIOS is not involved in some scenarios such as link disable/reenable or secondary bus reset and therefore the speed change may not occur unless initiated by the downstream component. This erratum does not affect the ability of the downstream component to initiate a link speed change. All known 5.0Gb/s-capable PCIe downstream components have been observed to initiate the link speed change without relying on the root port to do so.
- Implication: Due to this erratum, the PCIe root port may not initiate a link speed change during some hardware scenarios causing the PCIe link to operate at a lower than expected speed. Intel has not observed this erratum with any commercially available platform.
- Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

#### BW72. Successive Fixed Counter Overflows May be Discarded

- Problem: Under specific internal conditions, when using Freeze PerfMon on PMI feature (bit 12 in IA32\_DEBUGCTL.Freeze\_PerfMon\_on\_PMI, MSR 1D9H), if two or more PerfMon Fixed Counters overflow very closely to each other, the overflow may be mishandled for some of them. This means that the counter's overflow status bit (in MSR\_PERF\_GLOBAL\_STATUS, MSR 38EH) may not be updated properly; additionally, PMI interrupt may be missed if software programs a counter in Sampling-Mode (PMI bit is set on counter configuration).
- Implication: Successive Fixed Counter overflows may be discarded when Freeze PerfMon on PMI is used.
- Workaround: Software can avoid this by:
  - 1. Avoid using Freeze PerfMon on PMI bit
  - 2. Enable only one fixed counter at a time when using Freeze PerfMon on PMI
- Status: For the steppings affected, see the Summary Tables of Changes.
- BW73. Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception
- Problem: Attempt to use FXSAVE or FXRSTOR with a VEX prefix should produce a #UD (Invalid-Opcode) exception. If either the TS or EM flag bits in CR0 are set, a #NM (device-notavailable) exception will be raised instead of #UD exception.
- Implication: Due to this erratum a #NM exception may be signaled instead of a #UD exception on an FXSAVE or an FXRSTOR with a VEX prefix.
- Workaround: Software should not use FXSAVE or FXRSTOR with the VEX prefix.
- Status: For the steppings affected, see the Summary Tables of Changes.



# BW74. VM Exits Due to "NMI-Window Exiting" May Not Occur Following a VM Entry to the Shutdown State

- Problem: If VM entry is made with the "virtual NMIs" and "NMI-window exiting", VM-execution controls set to 1, and if there is no virtual-NMI blocking after VM entry, a VM exit with exit reason "NMI window" should occur immediately after VM entry unless the VM entry put the logical processor in the wait-for SIPI state. Due to this erratum, such VM exits do not occur if the VM entry put the processor in the shutdown state.
- Implication: A VMM may fail to deliver a virtual NMI to a virtual machine in the shutdown state.
- Workaround: Before performing a VM entry to the shutdown state, software should check whether the "virtual NMIs" and "NMI-window exiting" VM-execution controls are both 1. If they are, software should clear "NMI-window exiting" and inject an NMI as part of VM entry.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW75. Execution of INVVPID Outside 64-Bit Mode Cannot Invalidate Translations For 64-Bit Linear Addresses

- Problem: Executions of the INVVPID instruction outside 64-bit mode with the INVVPID type "individual-address invalidation" ignore bits 63:32 of the linear address in the INVVPID descriptor and invalidate translations for bits 31:0 of the linear address.
- Implication: The INVVPID instruction may fail to invalidate translations for linear addresses that set bits in the range 63:32. Because this erratum applies only to executions outside 64-bit mode, it applies only to attempts by a 32-bit virtual-machine monitor (VMM) to invalidate translations for a 64-bit guest. Intel has not observed this erratum with any commercially available software.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

# BW76. PCIe\* Controller May Not Properly Indicate Link Electrical Idle Condition

- Problem: The processor supports a x16 PCIe\* port, which can be bifurcated into three independent links, enumerated as Bus 0, Device 1, Function 0-2. Due to this erratum, if the port is bifurcated and Function 1 or 2 is disabled, the PCIe controller may not properly indicate Link electrical idle condition to the Power Control Unit.
- Implication: An incorrect Link electrical idle indication may prevent the processor from entering the lowest power mode, which may cause higher power consumption on VccIO and VccSA. Intel has not observed any functional failure or performance impact due to this erratum.
- Workaround: If Bus 0, Device 1, Function 1 or 2 is disabled, do not configure the x16 port to allocate lanes to those functions.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### **BW77. PCIe\*** Controller May Not Enter Loopback

- Problem: The PCIe controller is expected to enter loopback if any lane in the link receives two consecutive TS1 ordered sets with the Loopback bit set. Due to this erratum, if two consecutive TS1 ordered sets are received only on certain lanes, the controller may not enter loopback.
- Implication: Intel has not observed any functional issue with any commercially available PCIe devices.
- Workaround: None Identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW78. Link Margin Characterization May Hang Link

- Problem: The processor supports tools and mechanisms to characterize and measure margins for the PCIe interface. Due to this erratum, when performing link margin-to-failure characterization, it is possible that a high bit error rate may cause the link to hang.
- Implication: Under extreme conditions, poor link quality during link characterization may result in processor hang. Intel has not observed this erratum with any commercially available platforms under normal operating conditions.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW79. Unused PCIe\* Lanes May Report Correctable Errors

- Problem: Due to this erratum, during PCIe\* link downconfiguration, unused lanes may report a Correctable Error Detected in Bus 0, Device 1, Function 0-2, and Device 6, Function 0, Offset 158H, Bit 0.
- Implication: Correctable Errors may be reported by a PCIe controller for unused lanes.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW80. RDMSR of IA32\_PERFEVTSEL{4-7} May Return Erroneous Information

- Problem: When CPUID.0AH:EAX[15:8] reports 8 general-purpose performance monitoring counters per logical processor, RDMSR of IA32\_PERFEVTSEL{4-7} (MSR 18AH-18DH) may not return the same value previously written by software.
- Implication: Software should not rely on values read from these MSRs.
- Workaround: None identified.
- Status: For the steppings affected, see the Summary Tables of Changes.



#### **BW81.** PCIe\* Link May Fail Link Width Upconfiguration

- Problem: The processor supports PCIe Hardware Autonomous Width management, in which a PCIe link can autonomously vary its width. Due to this erratum, a link that performs a speed change while in a reduced width may no longer be able to return to a wider link width.
- Implication: PCIe links that perform speed changes while at a reduced link width may be limited to the link width in effect at the time of the speed change. Intel has not observed this erratum with any commercially available devices or platforms.
- Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW82. Graphics L3 Cache Parity Errors May Not be Detected

- Problem: The graphics engine should detect parity errors within the Graphics L3 cache. However, due to this erratum, graphics L3 cache parity errors may not be detected.
- Implication: There may be undetected parity errors from workloads submitted to the execution units of the graphics engine leading to unpredictable graphics system behavior.
- Workaround: It is possible for the graphics driver to contain a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

#### BW83. A PCIe\* Link That is in Link Disable State May Prevent DDR I/O Buffers From Entering a Power Gated State

- Problem: When entering Link Disable LTSSM state, the PCIe controller may not properly indicate the Link electrical idle condition.
- Implication: An incorrect Link electrical idle indication may prevent the DDR I/O buffers from entering a power gated state, which may cause higher power consumption on VccIO and VccSA. Intel has not observed any functional failure or performance impact due to this erratum.
- Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status: For the steppings affected, see the Summary Tables of Changes.

Status:



# **Specification Changes**

The Specification Changes listed in this section apply to the following documents:

- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

There are no new Specification Changes in this Specification Update revision.



# **Specification Clarifications**

The Specification Clarifications listed in this section may apply to the following documents:

- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

There are no new Specification Changes in this Specification Update revision.



# **Documentation Changes**

The Documentation Changes listed in this section apply to the following documents:

- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide
- Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide

All Documentation Changes will be incorporated into a future version of the appropriate Processor documentation.

*Note:* Documentation changes for Intel<sup>®</sup> 64 and IA-32 Architecture Software Developer's Manual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document, Intel<sup>®</sup> 64 and IA-32 Architecture Software Developer's Manual Documentation Changes. Follow the link below to become familiar with this file.

http://developer.intel.com/products/processor/manuals/index.htm

There are no new Documentation Changes in this Specification Update revision.

