

# Intel® Ethernet Controller I210 Family

Low-power, small-footprint, single-port gigabit network controller with support for IEEE\* 802.1Qav Audio-Video Bridging for Desktop, Server, and Embedded applications.



#### **Key Features**

- IEEE\* 802.1Qav Audio-Video Bridging (AVB) for customers requiring tightly controlled media stream synchronization, buffering and reservation
- Hardware-based time stamping of IEEE 1588 and 802.1AS packets enabling high-precision time synchronization over Ethernet
- Innovative power management features including Energy Efficient Ethernet (EEE) and DMA Coalescing for increased efficiency and reduced power consumption
- Available in Industrial Temperature: -40 °C to 85 °C. Extended lifecycle support protects system investment by providing seven-year manufacturing availability for customers
- Ideal for Embedded applications such as Industrial Automation, In-Vehicle Infotainment, Medical, Print Imaging, Telecommunications Infrastructure, Military
- Extended management support including MCTP, NC-SI or SMBus interfaces supporting IPMI passthrough and OS2BMC
- Low-Halogen<sup>1</sup>, high-performance, low-power, small package, PCI Express\* 10/100/1000 Ethernet Connection with multiple interface options
- MDI (Copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, 10BASE-T connections (IEEE 802.3, 802.3u, 802.3ab)
- The Intel® Ethernet Controller I210-IS supports a SERDES interface for 1000BASE-SX/LX fiber connections as well as a SGMII interface for SFP and external PHY connections
- PCI Express\* v 2.1 with 2.5 GT/s Support for x1 link width

# Intel® Ethernet Controller I210 Family Overview

The Intel® Ethernet Controller I210 Family provides an ideal GbE solution for customers looking for a full-featured Gigabit Ethernet Media Access Control (MAC) and Physical-Layer (PHY) for Desktop, Server, and Embedded Applications. The Intel® Ethernet Controller I210 Family supports advanced features such as Audio-Video Bridging (AVB), IEEE 802.1AS Precision Time Stamping, Error Correcting Code (ECC) Packet Buffers, and Enhanced Management Interface options.

# 10/100/1000 PCI-Express\* (PCIe) x1 Connectivity

Single-port controllers use a PCle v2.1 one lane (x1) interface operating at 2.5 GT/s. The Intel® Ethernet Controller I210 Family provides fully integrated GbE MAC/PHY capabilities that can be configured for either 1000 Mb/s or 10/100 Mb/s modes of operation. The Intel® Ethernet Controller I210 Family enables a quick migration from custom interconnects to Ethernet.

# Filled with Performance Optimization Capabilities

The Intel® Ethernet Controller I210 Family contains four transmit and four receive queues for the single port. These queues offer Error Correcting Memory (ECC) protection for improved data reliability. The controller efficiently manages packets with minimum latency by combining parallel and pipelined logic architectures optimized for these independent transmit and receive queues. These queues, combined with Receive Side Scaling (RSS) and Message Signal Interrupt Extension (MSI-X)

support, provide a toolset for optimizing the performance on multi-core processor designs. Advanced interrupt-handling features to manage multiple interrupts simultaneously, combined with intelligent filtering, ordering, and directing of packets to specific queues and cores, enables loadbalancing the network traffic flows to improve throughput in multi-core platforms. Other performance-enhancing features include IPv4 and IPv6 checksum offload, TCP/UDP checksum offload, extended Tx descriptors for more offload capabilities, up to 256 KB TCP segmentation (TSO v2), header splitting, 40 KB packet buffer size, and 9.5 KB Jumbo Frame support.

#### **Advanced Features**

#### Audio-Video Bridaina (AVB)

The Intel® Ethernet Controller I210 Family supports IEEE 802.1Qav Audio-Video Bridging (AVB) for customers requiring tightly controlled media stream synchronization, buffering, and reservation. The 802.1Qav is part of the AVB specification that provides a way to guarantee bounded latency and latency variation for timesensitive traffic and includes:

- Timing and Synchronization for timespecific applications (802.1AS)
- Stream Reservation (SR) protocol to guarantee the resources needed for Audio/Video (AV) streams (802.1Qat)
- Forwarding and queueing enhancements for time-sensitive streams (802.1Qav).

#### IEEE 1588/802.1AS Time Stamping

The Intel® Ethernet Controller I210 Family supports IEEE 1588/802.1AS for precision time stamping of packets. IEEE 1588 provides a mechanism for clock synchronization requirements of measurement and control systems. The protocol supports system-wide synchronization accuracy in the sub-microsecond range with minimal network and local clock computing resources. The protocol is spatially localized and allows simple systems to be installed and operate. The IEEE 802.1AS standard specifies the protocol used to ensure that synchronization requirements are met for time-sensitive applications, such as audio and video, across bridged and Virtual Bridged Local Area Networks (VBLAN) consisting of LAN media where the transmission delays are essentially fixed and symmetrical.

### Flexible Filters

The Intel® Ethernet Controller I210 Family supports a total of eight individually configurable flexible filters. They can be used for wake-up or proxying when in D3 state or for queueing when in D0 state.

# Secure Flexible Firmware Architecture

Flexible Firmware Architecture with Secure NVM Update that protects the flash from external unauthorized software programming. The Intel® Ethernet Controller I210 Family also supports Dynamic Firmware Updating that enables Firmware Updates without the need for a system reboot.

## Software Definable Pins

Four Software Definable Pins (GPIOs) enable additional design customization for embedded platforms. SDPs can be used for IEEE 1588 auxiliary device connections, enable/disable of the device, and for other miscellaneous hardware or software-control purposes. These pins can be individually configured to act as either standard inputs, General-Purpose Interrupt (GPI) inputs or output pins, as well as the default value of all pins configured as outputs.

### **Power Management Technologies**

Today, companies want to decrease energy consumption across the enterprise to reduce costs and environmental impact, while also solving increasingly important power density challenges. That's why Intel has introduced new, advanced Power Management Technologies with the Intel® Ethernet Controller I210 Family that enable platforms to configure its power options and more effectively manage power consumption.

#### Energy Efficient Ethernet (EEE)

The Intel® Ethernet Controller I210 Family supports the IEEE 802.3az EEE standard so that during periods of low network activity, EEE reduces the power consumption of an Ethernet connection by negotiating with the switch port to transition to a low power idle (LPI) state.

This reduces power to approximately 50% of its normal operating power-saving power on both the network and the switch ports. When increased traffic is detected, the controller and the switch quickly come back to full power to handle the increased traffic. EEE is supported for both 1000BASE-T and 100BASE-TX.

### **DMA Coalescing**

DMA Coalescing (DMAC) provides a way to reduce power. Typically, when a packet arrives, DMA calls are made to transfer the packet within the system. These calls "wake up" the processor, memory and other system components from a lower power state in order to perform the tasks required to handle the incoming packet.

Based on the configurable DMAC settings, incoming packets are buffered momentarily before any DMA calls are made. This enables the controller to intelligently identify opportunities to batch multiple packets so that when components are wakened from lower power states they can efficiently handle all the batched packets at the same time. This enables components to remain in lower power states longer, which can dramatically reduce platform energy consumption.

### **Multiple Interface Options**

The Intel® Ethernet Controller I210 Family provides a fully integrated GbE MAC/PHY, which has integrated power control components that can reduce board component cost and board layout space. The small 9 mm x 9 mm package size increases board layout flexibility for all types of client, server, and embedded designs.

The Intel® Ethernet Controller I210-AT and Intel® Ethernet Controller I210-IT controllers provide MDI (Copper) a standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The Intel® Ethernet Controller I210-IS provides a SERDES interface to connect over a 1000BASE-BX or 1000BASE-KX backplane to another SERDES-compliant device or to an optical module. The Intel® Ethernet Controller I210-IS can also support an SGMII interface for SFP and external PHY connections for even greater design flexibility.

The Intel® Ethernet Controller I210 Family has excellent thermal characteristics. The Intel® Ethernet Controller I210-AT operates at less than 730 mW with the Intel® Ethernet Controller I210-IT operating at less than 800 mW. The Intel® Ethernet Controller I210-IS will operate at less than 550 mW.

# Flexible Design Configurations

The Intel® Ethernet Controller I210 Family can be used for server system configurations such as rack-mounted or pedestal servers, in an add-on NIC, in LAN on Motherboard (LOM) designs and for blade servers. In the latter case, the Intel® Ethernet Controller I210-IS can support a SERDES port in a LOM design or on a blade mezzanine card.

For customers needing extended temperature ranges, the Intel® Ethernet Controller I210-AT supports commercial temperature ranges of 0 °C to 70 °C and the Intel® Ethernet Controller I210-IT with the Intel® Ethernet Controller I210-IS supporting -40 °C to 85 °C for industrial applications.

# Interfaces for Network Manageability

The Intel® Ethernet Controller I210 Family provides OS2BMC, SMBus and DMTF-defined Network Con- troller Sideband Interface (NC-SI) for BMC manageability. In addition, it introduces support for Management Component Transport Protocol (MCTP), a new DMTF standard, enabling a BMC to gather infor-mation about Intel Ethernet Controllers that use the data rate, link speed, and error counts.

# Packaged in an Environmentally Friendly Design

The Intel® Ethernet Controller I210 Family is low halogen and completely lead-free in its silicon and package design to reduce the potential for environmental impact.

External Interfaces	
PCI Express* Interface v2.1	<ul><li>2.5 GT/s Support for x1 width (Lane)</li></ul>
Network Interfaces	<ul> <li>MDI (Copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab)</li> </ul>
	<ul> <li>Serializer-Deserializer (SERDES) to support 1000BASE-SX/LX (optical fiber - IEEE 802.3)</li> </ul>
	<ul> <li>Serializer-Deserializer (SERDES) to support 1000BASE-KX (IEEE 802.3ap) and 1000BASE-BX (PICMIG 3.1) for Gigabit backplane applications</li> </ul>
	<ul> <li>SGMII (Serial-GMII Specification) interface for SFP (SFP MSA INF-8074i)/external PHY connections</li> </ul>
Management Interfaces	<ul> <li>Pass-Through (PT) Functionality via a sideband interface</li> </ul>
	<ul> <li>DMTF Network Controller Sideband Interface (NC-SI)</li> </ul>
	■ Intel® System Management Bus (SMBus)

BOM Cost Reduction		
Feature	Benefits	
On-chip integrated Switched Voltage Regulator (iSVR)	Removes need for a higher cost on-board voltage regulator	

Ethernet Features	
IEEE* 802.3* auto-negotiator	Automatic link configuration for speed duplex and flow control
1 Gb/s Ethernet IEEE 802.3, 802.3u, 802.3ab PHY specifications compliant	Robust operation over installed base of Cat5 twisted-pair cabling
Integrated PHY for 10/100/1000 Mb/s for multi- speed, full, and half-duplex	Smaller footprint and lower power dissipation compared to multiple discreet MAC and PHYs
IEEE 802.3x and IEEE 802.3z compliant flow control support with software-controllable Rx thresholds and Tx pause frames	Local control of network congestion levels
Automatic cross-over detection function (MDI/ MDI-X)	Frame loss reduced from receive overruns
IEEE 1588 protocol and 802.1AS implementation	<ul> <li>The PHY automatically detects which application is being used and configures itself accordingly</li> <li>Time-stamping and synchronization of time sensitive applications</li> <li>Distribute common time to media devices</li> </ul>
Audio-Video Bridging (AVB) Support (802.1Qav)	<ul> <li>Dedicated Tx and Rx Queues for AVB traffic</li> <li>Supports Forwarding and Queuing Enhancements for Time-Sensitive Streams</li> <li>Supports Time-based transmission</li> </ul>

Power Management and Efficiency			
<730 mW S0-Max (state) 1000BASE-T Active 70 °C (Intel® Ethernet Controller I210-AT) <800 mW S0-Max (state) 1000BASE-T Active 85 °C (Intel® Ethernet Controller I210-IT) <550 mW S0-Max (state) 1GbE SERDES/SGMII Active 85 °C (Intel® Ethernet Controller I210-IS)	Controller is designed for low power consumption		
IEEE 802.3az - Energy Efficient Ethernet (EEE)	• Power consumption by the PHY is reduced by approximately 50%; link transitions to low power Idle (LPI) state as defined in the IEEE 802.3az (EEE) standard		
DMA Coalescing	<ul> <li>Reduces platform power consumption by coalescing, aligning, and synchronizing DMA</li> <li>Enables synchronizing port activity and power management of memory, CPU and RC internal circuitry</li> </ul>		
Smart Power Down (SPD) at SO no link/Sx no link	• PHY powers down circuits and clocks that are not required for detection of link activity		
Active State Power Management (ASPM)	• Optionality Compliance bit enables ASPM or runs ASPM compliance tests to support entry to LOs		
LAN disable function	• Option to disable the LAN Port and/or PCle Function. Disabling just the PCle function but keeping the LAN port that resides on it fully active (for manageability purposes and BMC pass-through traffic).		
Full wake up support:  • Advanced Power Management (APM) Support— [formerly Wake on LAN]  • Advanced Configuration and Power Interface (ACPI) specification v2.0c  • Magic Packet* wake-up enable with unique MAC address	<ul> <li>APM - Designed to receive a broadcast or unicast packet with an explicit data pattern (Magic Pack) and assert a signal to wake up the system</li> <li>ACPI - PCIe power management based wake-up that can generate system wake-up events from a number of sources</li> </ul>		
ACPI register set and power down functionality supporting D0 and D3 states	Power-managed speed control lowers link speed/power when highest link performance is not required		
MAC Power Management controls	• Power management controls in the MAC /PHY enable the device to enter a low-power state		
Low Power Link Up - Link Speed Control	• Enables a link to come up at the lowest possible speed in cases where power is more important than performance		
Power Management Protocol Offload (Proxying)	• Enables a link to come up at the lowest possible speed in cases where power is more important than performance		
Latency Tolerance Reporting (LTR)	Reports service latency requirements for memory reads and writes to the Root Complex		

Stateless Offloads and Performance Fea	tures		
TCP/UDP, IPv4 checksum offloads (Rx/ Tx/Large-	More offload capabilities and improved CPU usage		
send); Extended Tx descriptors)	• Checksum and segmentation capability extended to new standard packet type		
Pv6 support for IP/TCP and IP/UDP receive checksum offload	• Improved CPU usage		
Transmit Segmentation Offloading (TSO) (IPv4, IPv6)	• Increased throughput and lower processor usage		
Interrupt throttling control	Limits maximum interrupt rate and improves CPU usage		
Legacy and Message Signal Interrupt (MSI)	• Interrupt mapping.		
Message Signal Interrupt Extension (MSI-X)	Dynamic allocation of up to 5 vectors per port		
Intelligent interrupt generation	Enhanced software device driver performance		
Receive Side Scaling (RSS) for Windows*	• Up to four queues per port		
Scalable I/O for Linux environments (IPv4, IPv6, TCP/ UDP)	• Improves the system performance related to handling of network data on multiprocessor systems		
Support for packets up to 9.5 KB ( Jumbo Frames)	• Enables faster and more accurate throughput of data		
• Based on the sensitivity of the incoming data, the controller can bypass the automatic n time intervals between the interrupts			
Header/packet data split in receive	• Helps the driver to focus on the relevant part of the packet without the need to parse it		
PCle v2.1 TLP Processing Hint Requester	• Provides hints on a per transaction basis to facilitate optimized processing of		
Descriptor ring management hardware for Transmit and Receive	• Optimized descriptor fetch and write-back for efficient system memory and PCIe bandwidth usage		

Remote Boot Options		
Preboot eXecution Environment (PXE) flash inter-	• Enables system boot up via the EFI (32 bit and 64 bit)	
face support	• Flash interface for PXE 2.1 option ROM	
Intel® iSCSI Remote Boot for Windows, Linux, and	Enables system boot up via iSCSI	
VMware	Provides additional network management capability	
Intel Boot Agent softwareLinux* boot via PXE or	• Enables networked computer to boot using a program code image supplied by a remote server	
BOOTP, Windows* Deployment Services, or UEFI	• Complies with the Pre-boot eXecution Environment (PXE) Version 2.1 Specification	

Manageability Features			
DMTF Network Controller Sideband Interface (NC-SI) Pass-through	<ul> <li>Supports pass through traffic between BMC and Controller's LAN functions</li> <li>Meets RMII Spec, Rev. 1.2 as a PHY-side device</li> </ul>		
Intel* System Management Bus (SMBus) Pass-through	Enables BMC to configure the Controller's filters and management related capabilities.		
Management Component Transport Protocol (MCTP) over SMBus and PCIe	• Used for baseboard management controller (BMC) communication between add-in devices		
OS2BMC Traffic support	• Transmission and reception of traffic internally to communicate between the OS and local BMC		
Private OS2BMC Traffic Flow	• BMC may have its own private connection to the network controller and network flows are blocked		
Firmware Based Thermal Management	Can be programmed via the BMC to initiate Thermal actions and report thermal occurrences		
IEEE 802.3 MII Management Interface	■ Enables the MAC and software to monitor and control the state of the PHY		
MAC/PHY Control and Status	• Enhanced control capabilities through PHY reset, link status, duplex indication, and MAC Dx power sta		
Watchdog timer	• Defined by the FLASHT register to minimize Flash updates		
Extended error reporting	Messaging support to communicate multiple types/severity of errors		
Controller Memory Protection	• Main internal memories are protected by error correcting code (ECC) or parity bits		
Vital Product Data (VPD) Support	• Support for VPD memory area		

Product Code	es			
I210-MM#	Brand Name	Description	Media	Forecast Name
925131	Intel® Ethernet Controller I210-AT	1000Base-T Commercial Temp	tape and reel	WGI210AT
925132	Intel® Ethernet Controller I210-AT	1000Base-T Commercial Temp	tray	WGI210AT
925133	Intel® Ethernet Controller I210-IT	1000Base-T Industrial Temp	tape and reel	WGI210IT
925138	Intel® Ethernet Controller I210-IT	1000Base-T Industrial Temp	tray	WGI210IT
925142	Intel® Ethernet Controller I210-IS	SERDES/SGMII Industrial Temp	tape and reel	WGI210IS
925143	Intel® Ethernet Controller I210-IS	SERDES/SGMII Industrial Temp	tray	WGI210IS

# For more information on the Intel Ethernet Controller I210 Family, visit www.intel.com/go/ethernet



1 Low Halogen--Applies only to brominated and chlorinated flame retardants (BFRs/CFRs) and PVC in the final product. Intel components as well as purchased components on the finished assembly meet JS-709A requirements, and the PCB/ Substrate meet IEC 61249-2-21 requirements. The replacement of halogenated flame retardants and/or PVC may not be better for the environment.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED. BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WAR-RANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES ANDREASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Intel and the Intel logo are registered trademarks of Intel Corporation in the U.S. and other countries.

Copyright © 2012 Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.

Printed in USA

0912/CW/SU/PDF



