

# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY								
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)					
100	$0.0088 \text{ at V}_{GS} = 10 \text{ V}$	20	18.3 nC					
100	$0.012$ at $V_{GS} = 4.5 \text{ V}$	17	10.5110					


# **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>g</sub> and UIS Tested
  Compliant to RoHS Directive 2002/95/EC



#### **APPLICATIONS**

- DC/DC Primary Side Switch
- Telecom/Server
- Industrial



N-Channel MOSFET

		SO-8		
s s	1		8	D D
S	3		6	D
G	4		5	D
		Top View		

Ordering Information: Si4190DY-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter Drain-Source Voltage		Symbol	Limit	Unit
		V <sub>DS</sub>	100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	v
	T <sub>C</sub> = 25 °C		20	
Continuous Prais Current /T 450 °C	T <sub>C</sub> = 70 °C		16	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	13.4 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		10.6 <sup>b, c</sup>	
Pulsed Drain Current		I <sub>DM</sub>	70	A
	T <sub>C</sub> = 25 °C		7.0	
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.1 <sup>b, c</sup>	
Single Pulse Avalanche Current	1 0.1 ml l	I <sub>AS</sub>	30	
Avalanche Energy L = 0.1 mH		E <sub>AS</sub>	45	mJ
	T <sub>C</sub> = 25 °C		7.8	
Mariana Para Piana dia	T <sub>C</sub> = 70 °C		5.0	10/
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.5 <sup>b, c</sup>	W
	T <sub>A</sub> = 70 °C		2.2 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, d</sup>	t ≤ 10 s	R <sub>thJA</sub>	29	35	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R <sub>thJF</sub>	13	16	J 6/ VV	

- a. Based on  $T_C = 25$  °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 80 °C/W.

# **Si4190DY**

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static	-				•	L
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250  \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>			47		140
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	- I <sub>D</sub> = 250 μA		- 5.8		mV/°(
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.2		2.8	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zana Oata Valta va Brain Oamani	1	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μA
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
	D	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A		0.0073	0.0088	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.0093	0.0120	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A		58		S
Dynamic <sup>b</sup>				"	•	L
Input Capacitance	C <sub>iss</sub>			2000		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1120		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	1		56		
Total Gate Charge Q <sub>g</sub>		$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$		38.6	58	
				18.3	28	nC
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		5.4		IIC
Gate-Drain Charge	$Q_gd$			7.3		
Gate Resistance	$R_g$	f = 1 MHz	0.6	2.7	5.4	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			12	24	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		13	26	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		40	70	
Fall Time	t <sub>f</sub>			11	22	ns
Turn-On Delay Time	t <sub>d(on)</sub>			10	20	110
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		40	70	
Fall Time	t <sub>f</sub>			11	22	
<b>Drain-Source Body Diode Characteristi</b>	cs					
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			7.0	А
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				70	^
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 5 A		0.75	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			51	100	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 10 A, di/dt = 100 A/μs, T <sub>J</sub> = 25 °C		51	100	nC
Reverse Recovery Fall Time	t <sub>a</sub>	1 <sub>F</sub> = 10 π, αναι = 100 π/μ3, 1 <sub>J</sub> = 20 0		24		ns
Reverse Recovery Rise Time	t <sub>b</sub>			27		

#### Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %

b. Guaranteed by design, not subject to production testing.



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




# **Si4190DY**


# Vishay Siliconix

# VISHAY.

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




**Threshold Voltage** 

0.05  $I_D = 15 \text{ A}$  0.04 0.03 0.02 0.01 0.01 0.02 0.01 0.02 0.01 0.02 0.02 0.02 0.03 0.03 0.04 0.04 0.05

On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



T<sub>C</sub> - Case Temperature (°C)

#### **Current Derating\***





Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# **Si4190DY**


# Vishay Siliconix



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Foot


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?66595">www.vishay.com/ppg?66595</a>.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES				
DIM	Min	Max	Min	Max			
Α	1.35	1.75	0.053	0.069			
A <sub>1</sub>	0.10	0.20	0.004	0.008			
В	0.35	0.51	0.014	0.020			
С	0.19	0.25	0.0075	0.010			
D	4.80	5.00	0.189	0.196			
Е	3.80	4.00	0.150	0.157			
е	1.27	BSC	0.050 BSC				
Н	5.80	6.20	0.228	0.244			
h	0.25	0.50	0.010	0.020			
L	0.50	0.93	0.020	0.037			
q	0°	8°	0°	8°			
S	0.44	0.64	0.018	0.026			
ECN: C-0652	ECN: C-06527-Rev. I, 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

# Mounting LITTLE FOOT®, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.




Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading




Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.


Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

# Ш PPLICATION NO



#### **RECOMMENDED MINIMUM PADS FOR SO-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11






# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY								
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)					
	0.0072 at V <sub>GS</sub> = 10 V	60						
100	0.0078 at V <sub>GS</sub> = 7.5 V	60	24.8 nC					
	0.0103 at V <sub>GS</sub> = 4.5 V	60						

#### PowerPAK® SO-8



Ordering Information: SiR804DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

**Bottom View** 


#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>g</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

# ROHS COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- Fixed Telecom
- DC/DC Converter
- Primary Side Switch



N-Channel MOSFET

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		$V_{GS}$	± 20	V
	T <sub>C</sub> = 25 °C		60 <sup>a</sup>	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	60 <sup>a</sup>	
	T <sub>A</sub> = 25 °C	'D	20.8 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		16.6 <sup>b, c</sup>	A
Pulsed Drain Current		I <sub>DM</sub> 100		^
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	1_	60 <sup>a</sup>	
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	5.6 <sup>b, c</sup>	
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	35	
Single Pulse Avalanche Energy	L = 0.1 IIII1	E <sub>AS</sub>	61	mJ
	T <sub>C</sub> = 25 °C		104	
Maximum Power Discinction	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66.6	W
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	' D	6.25 <sup>b, c</sup>	VV
	T <sub>A</sub> = 70 °C		4.0 <sup>b, c</sup>	
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature		260		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	15	20	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	0.9	1.2	C/ VV

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (<a href="www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 54 °C/W.

# SiR804DP

# Vishay Siliconix



<b>SPECIFICATIONS</b> $(T_J = 25  ^{\circ}\text{C}, \text{C})$			84.	T -	I	
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static		V 0.V 1 050 A		T	ı	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V, } I_{D} = 250  \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA		51		mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	2		- 6.0		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		3.0	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
Zero Gate Voltage Drain Gurrent	פפטי	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	μΛ
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.0059	0.0072	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$		0.0063	0.0078	Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A		0.0083	0.0103	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		73		S
Dynamic <sup>b</sup>					<u> </u>	
Input Capacitance	C <sub>iss</sub>			2450		
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz		1430		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	, , , , , , , , , , , , , , , , , , ,		80		
Treverse transier dapacitance	orss	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		50.8	76	
Total Gate Charge	$Q_{g}$	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$		39.2 59		
	- · · · · · ·	VDS = 30 V, VGS = 7.3 V, ID = 20 A		24.8	37.2	nC
Gate-Source Charge	Q <sub>qs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$		8.1	37.2	
Gate-Drain Charge	Q <sub>gd</sub>	VDS = 30 V, VGS = 4.3 V, ID = 20 A		10.6		
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.4	2.0	4.0	Ω
	+	I = I IVITIZ	0.4			5.2
Turn-On Delay Time	t <sub>d(on)</sub>	V 50 V D 05 0		11	22	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 2.5 \Omega$ $I_D \cong 20 \text{ A}, V_{GEN} = 10 \text{ V}, R_{\alpha} = 1 \Omega$		9	18	4
Turn-Off Delay Time	t <sub>d(off)</sub>	D = 20  A,  VGEN = 10  V,  Ng = 1.32		38	70	
Fall Time	t <sub>f</sub>			11	22	ns
Turn-On Delay Time	t <sub>d(on)</sub>			15	30	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 2.5 \Omega$		14	28	4
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 20 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		35	70	
Fall Time	t <sub>f</sub>			10	20	
Drain-Source Body Diode Characteristic	1				1 -	ı
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60	Α
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				100	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 5 A		0.76	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			56	100	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 20 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		65	120	nC
Reverse Recovery Fall Time	t <sub>a</sub>	1- 20 Λ, αιναι = 100 Ανμ5, 1 J = 25 C		22		
Reverse Recovery Rise Time	t <sub>b</sub>			34		ns


#### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




V<sub>DS</sub> - Drain-to-Source Voltage (V)




V<sub>GS</sub> - Gate-to-Source Voltage (V) **Transfer Characteristics** 







On-Resistance vs. Drain Current and Gate Voltage



Capacitance






On-Resistance vs. Junction Temperature

# SiR804DP


# Vishay Siliconix


# VISHAY.

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



T<sub>C</sub> - Case Temperature (°C)

#### **Current Derating\***





T<sub>A</sub> - Ambient Temperature (°C)

Power, Junction-to-Case

Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiR804DP


# Vishay Siliconix



#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65703">www.vishay.com/ppg?65703</a>.





# PowerPAK® SO-8, (SINGLE/DUAL)





#### Notes

- 1. Inch will govern.
- 2 Dimensions exclusive of mold gate burrs.
- 3. Dimensions exclusive of mold flash and cutting burrs.

# E3 — E3 Backside View of Dual Pad

	MILLIMETERS					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.97	1.04	1.12	0.038	0.041	0.044
A1	0.00	=	0.05	0.000	-	0.002
b	0.33	0.41	0.51	0.013	0.016	0.020
С	0.23	0.28	0.33	0.009	0.011	0.013
D	5.05	5.15	5.26	0.199	0.203	0.207
D1	4.80	4.90	5.00	0.189	0.193	0.197
D2	3.56	3.76	3.91	0.140	0.148	0.154
D3	1.32	1.50	1.68	0.052	0.059	0.066
D4		0.57 TYP.			0.0225 TYP.	
D5		3.98 TYP.			0.157 TYP.	
E	6.05	6.15	6.25	0.238	0.242	0.246
E1	5.79	5.89	5.99	0.228	0.232	0.236
E2	3.48	3.66	3.84	0.137	0.144	0.151
E3	3.68	3.78	3.91	0.145	0.149	0.154
E4		0.75 TYP.		0.030 TYP.		
е		1.27 BSC			0.050 BSC	
K		1.27 TYP.			0.050 TYP.	
K1	0.56	=	-	0.022	-	-
Н	0.51	0.61	0.71	0.020	0.024	0.028
L	0.51	0.61	0.71	0.020	0.024	0.028
L1	0.06	0.13	0.20	0.002	0.005	0.008
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.014
М		0.125 TYP.			0.005 TYP.	

ECN: T10-0055-Rev. J, 15-Feb-10

DWG: 5881

Document Number: 71655 Revison: 15-Feb-10



# PowerPAK® SO-8 Mounting and Thermal Considerations

#### **Wharton McDaniel**

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. In this application note, PowerPAK's construction is described. Following this mounting information is presented including land patterns and soldering profiles for maximum reliability. Finally, thermal and electrical performance is discussed.

#### THE PowerPAK PACKAGE

The PowerPAK package was developed around the SO-8 package (Figure 1). The PowerPAK SO-8 utilizes the same footprint and the same pin-outs as the standard SO-8. This allows PowerPAK to be substituted directly for a standard SO-8 package. Being a leadless package, PowerPAK SO-8 utilizes the entire SO-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard SO-8. In fact, this larger die is slightly larger than a full sized DPAK die. The bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. Finally, the package height is lower than the standard SO-8, making it an excellent choice for applications with space constraints.




Figure 1. PowerPAK 1212 Devices

#### PowerPAK SO-8 SINGLE MOUNTING

The PowerPAK single is simple to use. The pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard SO-8 devices (see Figure 2). Therefore, the PowerPAK connection pads match directly to those of the SO-8. The only difference is the extended drain connection area. To take immediate advantage of the PowerPAK SO-8 single devices, they can be mounted to existing SO-8 land patterns.



Standard SO-8

PowerPAK SO-8

Figure 2.

The minimum land pattern recommended to take full advantage of the PowerPAK thermal performance see Application Note 826, <u>Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs</u>. Click on the PowerPAK SO-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight and layer stack, experiments have found that more than about 0.25 to 0.5 in<sup>2</sup> of additional copper (in addition to the drain land) will yield little improvement in thermal performance.

#### PowerPAK SO-8 DUAL

The pin arrangement (drain, source, gate pins) and the pin dimensions of the PowerPAK SO-8 dual are the same as standard SO-8 dual devices. Therefore, the PowerPAK device connection pads match directly to those of the SO-8. As in the single-channel package, the only exception is the extended drain connection area. Manufacturers can likewise take immediate advantage of the PowerPAK SO-8 dual devices by mounting them to existing SO-8 dual land patterns.


To take the advantage of the dual PowerPAK SO-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 24 mils. This matches the spacing of the two drain pads on the PowerPAK SO-8 dual package.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 3 and 4.

For the lead (Pb)-free solder profile, see http:// www.vishay.com/doc?73257.



Ramp-Up Rate	+ 6 °C /Second Maximum
Temperature at 155 ± 15 °C	120 Seconds Maximum
Temperature Above 180 °C	70 - 180 Seconds
Maximum Temperature	240 + 5/- 0 °C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+ 6 °C/Second Maximum

Figure 3. Solder Reflow Temperature Profile




Figure 3. Solder Reflow Temperatures and Time Durations

www.vishav.com Document Number 71622



#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance,  $R\theta_{jc},$  or the junction-to-foot thermal resistance,  $R\theta_{jf}.$  This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the DPAK, PowerPAK SO-8, and standard SO-8. The PowerPAK has thermal performance equivalent to the DPAK, while having an order of magnitude better thermal performance over the SO-8.

TABLE 1.								
DPAK and PowerPAK SO-8 Equivalent Steady State Performance								
DPAK PowerPAK Standar SO-8 SO-8								
Thermal Resistance Rθ <sub>jc</sub>	1.2 °C/W	1.0 °C/W	16 °C/W					

#### Thermal Performance on Standard SO-8 Pad Pattern

Because of the common footprint, a PowerPAK SO-8 can be mounted on an existing standard SO-8 pad pattern. The question then arises as to the thermal performance of the PowerPAK device under these conditions. A characterization was made comparing a standard SO-8 and a PowerPAK device on a board with a trough cut out underneath the PowerPAK drain pad. This configuration restricted the heat flow to the SO-8 land pads. The results are shown in Figure 5.




Figure 5. PowerPAK SO-8 and Standard SO-0 Land Pad Thermal Path

Because of the presence of the trough, this result suggests a minimum performance improvement of 10 °C/W by using a PowerPAK SO-8 in a standard SO-8 PC board mount.

The only concern when mounting a PowerPAK on a standard SO-8 pad pattern is that there should be no traces running between the body of the MOSFET. Where the standard SO-8 body is spaced away from the pc board, allowing traces to run underneath, the Power-PAK sits directly on the pc board.

#### Thermal Performance - Spreading Copper

Designers may add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 6 shows the thermal resistance of a PowerPAK SO-8 device mounted on a 2-in. 2-in., four-layer FR-4 PC board. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.




Figure 6. Spreading Copper Junction-to-Ambient Performance

Document Number 71622 28-Feb-06

# SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8

In any design, one must take into account the change in MOSFET r<sub>DS(on)</sub> with temperature (Figure 7).





Figure 7. MOSFET  $r_{DS(on)}$  vs. Temperature

A MOSFET generates internal heat due to the current passing through the channel. This self-heating raises the junction temperature of the device above that of the PC board to which it is mounted, causing increased power dissipation in the device. A major source of this problem lies in the large values of the junction-to-foot thermal resistance of the SO-8 package.

PowerPAK SO-8 minimizes the junction-to-board thermal resistance to where the MOSFET die temperature is very close to the temperature of the PC board. Consider two devices mounted on a PC board heated to 105 °C by other components on the board (Figure 8).



Suppose each device is dissipating 2.7 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK SO-8 and the standard SO-8, the die temperature is determined to be 107 °C for the PowerPAK (and for DPAK) and 148 °C for the standard SO-8. This is a 2 °C rise above the board temperature for the Pow-

on r<sub>DS(on)</sub>. Minimizing the thermal rise above the board temperature by using PowerPAK has not only eased the thermal design but it has allowed the device to run cooler, keep r<sub>DS(on)</sub> low, and permits the device to handle more current than the same MOSFET die in the standard SO-8

erPAK and a 43 °C rise for the standard SO-8. Referring

to Figure 7, a 2 °C difference has minimal effect on r<sub>DS(on)</sub> whereas a 43C difference has a significant effect

# CONCLUSIONS

package.

PowerPAK SO-8 has been shown to have the same thermal performance as the DPAK package while having the same footprint as the standard SO-8 package. The PowerPAK SO-8 can hold larger die approximately equal in size to the maximum that the DPAK can accommodate implying no sacrifice in performance because of package limitations.

Recommended PowerPAK SO-8 land patterns are provided to aid in PC board layout for designs using this new package.

Thermal considerations have indicated that significant advantages can be gained by using PowerPAK SO-8 devices in designs where the PC board was laid out for the standard SO-8. Applications experimental data gave thermal performance data showing minimum and typical thermal performance in a SO-8 environment, plus information on the optimum thermal performance obtainable including spreading copper. This further emphasized the DPAK equivalency.


PowerPAK SO-8 therefore has the desired small size characteristics of the SO-8 combined with the attractive thermal characteristics of the DPAK package.

Figure 8. Temperature of Devices on a PC Board

www.vishav.com Document Number 71622



# RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11





# N-Channel 100-V (D-S) MOSFET


PRODU	PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)				
100	0.0078 at V <sub>GS</sub> = 10 V	60	35.7 nC				
100	$0.0085$ at $V_{GS} = 7.5 \text{ V}$	60	33.7 110				

#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET<sup>®</sup> Power MOSFET
- 100 % R<sub>g</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC



#### PowerPAK® SO-8




**Bottom View** 

Ordering Information: SiR846DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **APPLICATIONS**

- Primary Side Switch
- Isolated DC/DC Converters
- Full Bridge



N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b>	T <sub>A</sub> = 25 °C, unle	ss otherwise note	ed	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	v
	T <sub>C</sub> = 25 °C		60 <sup>a</sup>	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	60 <sup>a</sup>	
	T <sub>A</sub> = 25 °C	U.	20 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		16 <sup>b, c</sup>	А
Pulsed Drain Current		I <sub>DM</sub>	100	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	60 <sup>a</sup>	
Continuous Gource-Drain Diode Current	T <sub>A</sub> = 25 °C	'S	5.6 <sup>b, c</sup>	
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	35	
Single Pulse Avalanche Energy	L = 0.1 IIII I	E <sub>AS</sub>	61	mJ
	T <sub>C</sub> = 25 °C		104	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66.6	W
iviaximum rowei bissipation	T <sub>A</sub> = 25 °C	, р	6.25 <sup>b, c</sup>	VV
	T <sub>A</sub> = 70 °C		4.0 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Soldering Recommendations (Peak Temperature	e) <sup>d, e</sup>		260	

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	15	20	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	0.9	1.2	C/VV		

#### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (<a href="https://www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 54 °C/W.

# SiR846DP

# Vishay Siliconix




Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_{J}$	I <sub>D</sub> = 250 μA		- 6.7		mV/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.5		3.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zoro Coto Voltogo Drain Current	1	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μA	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
	В	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		0.0064	0.0078		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 7.5 \text{ V}, I_D = 15 \text{ A}$		0.007	0.0085	Ω	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 20 A		56		S	
Dynamic <sup>b</sup>	<u>'</u>			1			
Input Capacitance	C <sub>iss</sub>			2870			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1375		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			83			
Total Oata Ohanna		$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		47.5	72		
Total Gate Charge	Qg			35.7	54		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$		10.4		nC	
Gate-Drain Charge	$Q_{gd}$			9.1		1	
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.4	1.9	3.6	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			15	30		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 2.5 $\Omega$		9	18		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong 20$ A, $V_{GEN}$ = 10 V, $R_g$ = 1 $\Omega$		36	70		
Fall Time	t <sub>f</sub>			10	20		
Turn-On Delay Time	t <sub>d(on)</sub>			18	35	ns	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 2.5 $\Omega$		10	20		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 20 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		35	70		
Fall Time	t <sub>f</sub>			10	20		
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60	۸	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				100	A	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 5 A		0.77	1.1	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			59	100	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	1 20 A dl/dt 400 A/::- T 25 20		89	150	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 20 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		29			
Reverse Recovery Rise Time	t <sub>b</sub>			30		ns	

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





 $V_{\text{DS}}$  - Drain-to-Source Voltage (V)

#### **Output Characteristics**




#### On-Resistance vs. Drain Current and Gate Voltage






 $V_{GS}$  - Gate-to-Source Voltage (V)

#### **Transfer Characteristics**



 $V_{\mbox{\scriptsize DS}}$  - Drain-to-Source Voltage (V)

#### Capacitance




On-Resistance vs. Junction Temperature


# SiR846DP

# Vishay Siliconix


# TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




T<sub>J</sub> - Temperature (°C) **Threshold Voltage** 



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Safe Operating Area, Junction-to-Ambient





#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



T<sub>C</sub> - Case Temperature (°C)

#### **Current Derating\***





Power, Junction-to-Ambient

Power, Junction-to-Case


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiR846DP


# Vishay Siliconix



#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65171">www.vishay.com/ppg?65171</a>.



Vishay

# **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08

www.vishay.com






# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)			
	0.006 at V <sub>GS</sub> = 10 V	60				
100	0.0064 at V <sub>GS</sub> = 7.5 V	60	26.7 nC			
	$0.0078$ at $V_{GS} = 4.5 \text{ V}$	60				

#### PowerPAK® SO-8



Ordering Information: SiR870DP-T1-GE3 (Lead (Pb)-free and Halogen-free)


#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>g</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

# RoHS COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- Fixed Telecom
- DC/DC Converter
- Primary and Secondary Side Switch



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	$(T_A = 25  ^{\circ}C,  unleton)$	ess otherwise	noted)		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		$V_{GS}$	± 20	1 v	
	T <sub>C</sub> = 25 °C		60 <sup>a</sup>		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	ļ_	60 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	22.8 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		18.2 <sup>b, c</sup>	A	
Pulsed Drain Current		I <sub>DM</sub>	100		
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	60 <sup>a</sup>	1	
Continuous Source-Diam Diode Current	T <sub>A</sub> = 25 °C		5.6 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	35		
Single Pulse Avalanche Energy	L = 0.1 IIII1	E <sub>AS</sub>	61	mJ	
	T <sub>C</sub> = 25 °C		104		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66.6	W	
iviaximum Power Dissipation	T <sub>A</sub> = 25 °C	J ' D	6.25 <sup>b, c</sup>	]	
	T <sub>A</sub> = 70 °C		4.0 <sup>b, c</sup>		
Operating Junction and Storage Temperature Range	ge	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature)	Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260	]	

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	15	20	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	0.9	1.2	C/VV		

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (<a href="www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 54 °C/W.

# SiR870DP

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static					•	L
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L = 250 uA		60		> //00
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 6.0		mV/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		3.0	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zana Cata Valta na Dunin Comunit		$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μΑ
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.005	0.006	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 7.5 V, I <sub>D</sub> = 20 A		0.0053	0.0064	Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A		0.0065	0.0078	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		80		S
Dynamic <sup>b</sup>						<u>l</u>
Input Capacitance	C <sub>iss</sub>			2840		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1475		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			99		
		V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		55.7	84	
Total Gate Charge	Qg	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 7.5 V, I <sub>D</sub> = 20 A		42.5	64	1
•				26.7	40	nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$		8.4		1
Gate-Drain Charge	Q <sub>gd</sub>			11.7		
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.3	0.95	1.9	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			12	24	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 2.5 $\Omega$		10	20	1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong 20$ A, $V_{GEN}$ = 10 V, $R_g$ = 1 $\Omega$		38	70	
Fall Time	t <sub>f</sub>			8	16	
Turn-On Delay Time	t <sub>d(on)</sub>			15	30	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 2.5 $\Omega$		15	30	1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong 20$ A, $V_{GEN}$ = 7.5 V, $R_g$ = 1 $\Omega$		35	70	
Fall Time	t <sub>f</sub>			8	16	
<b>Drain-Source Body Diode Characteristic</b>	S					ı
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60	^
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				100	Α
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 5 A		0.74	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			63	120	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	1 00 A 41/4 400 A/- T 05 00		82	160	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 20 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		27		
Reverse Recovery Rise Time	t <sub>b</sub>			36		ns


#### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




# SiR870DP


# Vishay Siliconix

# VISHAY.


# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Safe Operating Area, Junction-to-Ambient





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Occurrent Demotisers

#### **Current Derating\***






<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiR870DP


# Vishay Siliconix



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg267197">www.vishay.com/ppg267197</a>.





# PowerPAK® SO-8, (SINGLE/DUAL)





#### Notes

- 1. Inch will govern.
- 2 Dimensions exclusive of mold gate burrs.
- 3. Dimensions exclusive of mold flash and cutting burrs.

# D1 D2 D2 D2 Backside View of Dual Pad

**MILLIMETERS INCHES** DIM. MIN. NOM. NOM. MAX. MAX. MIN. 0.97 1.04 0.038 0.041 0.044 Α 1.12 A1 0.00 0.05 0.000 0.002 b 0.33 0.41 0.51 0.013 0.016 0.020 С 0.23 0.28 0.33 0.009 0.011 0.013 5.05 5.15 5.26 0.207 D 0.199 0.203 D1 4.80 4.90 5.00 0.189 0.193 0.197 D2 3.56 3.76 3.91 0.140 0.148 0.154 D3 1.32 1.50 1.68 0.052 0.059 0.066 0.0225 TYP. 0.57 TYP. D4 3.98 TYP. 0.157 TYP. D5 Ε 6.05 6.15 0.238 0.242 0.246 6.25 0.236 E1 5.79 5.89 5.99 0.228 0.232 3.48 3.66 0.137 0.151 E2 3.84 0.144 E3 3.68 3.78 3.91 0.145 0.149 0.154 0.75 TYP. 0.030 TYP. E4 1.27 BSC 0.050 BSC е 1.27 TYP. 0.050 TYP. Κ K1 0.56 0.022 0.51 0.61 0.020 0.024 0.028 Н 0.71 L 0.51 0.61 0.71 0.020 0.024 0.028 0.002 0.008 L1 0.06 0.13 0.20 0.005 0° 12° 0° 12° θ --W 0.25 0.006 0.010 0.014 0.15 0.36 0.125 TYP. 0.005 TYP. М

ECN: T10-0055-Rev. J, 15-Feb-10

DWG: 5881

Document Number: 71655 Revison: 15-Feb-10





# N-Channel 100 V (D-S) MOSFET


PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$ Max.	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)			
	0.0108 at V <sub>GS</sub> = 10 V	40				
100	0.0114 at V <sub>GS</sub> = 7.5 V	40	16.3 nC			
	0.0145 at V <sub>GS</sub> = 4.5 V	40				

# **FEATURES**

- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- 100 %  $R_q$  and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

# COMPLIANT HALOGEN FREE


#### PowerPAK® SO-8



Ordering Information: SiR876ADP-T1-GE3 (Lead (Pb)-free and Halogen-free)

## **APPLICATIONS**

- DC/DC Primary Side Switch
- Telecom/Server 48 V, Full/Half-Bridge DC/DC



N-Channel MOSFET

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	100	V	
Gate-Source Voltage		V <sub>GS</sub>	± 20	v	
	T <sub>C</sub> = 25 °C		40 <sup>a</sup>		
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	40 <sup>a</sup>		
January Diam Carrott (1) = 100 0)	T <sub>A</sub> = 25 °C	טי	15.2 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		12.1 <sup>b, c</sup>	Α .	
Pulsed Drain Current (t = 300 μs)		I <sub>DM</sub>	80	^	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	40 <sup>a</sup>		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	'S	4.5 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	25		
Single Pulse Avalanche Energy	L = 0.1 IIII	E <sub>AS</sub>	31.2	mJ	
	T <sub>C</sub> = 25 °C		62.5		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	40	w	
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C	' Б	5 <sup>b, c</sup>	VV	
	T <sub>A</sub> = 70 °C		3.2 <sup>b, c</sup>		
Operating Junction and Storage Temperature R	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		
Soldering Recommendations (Peak Temperatur	Ü	260			

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	20	25	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	1.6	2	C/VV		

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (<a href="www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W.

Document Number: 63580 S11-2241-Rev. A, 14-Nov-11

# SiR876ADP

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static			l		l	L
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$			65		1400
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 6.1		mV/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.5		2.8	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μA
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 10 V	30			Α
	(* /	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.009	0.0108	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 7.5 V, I <sub>D</sub> = 15 A		0.0095	0.0114	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.0115	0.0145	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		54		S
Dynamic <sup>b</sup>			L	<u> </u>	l	
Input Capacitance	C <sub>iss</sub>			1630		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		710		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			50		
		V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		32.8	49	
Total Gate Charge	$Q_g$	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 10 \text{ A}$		25.5	38	
				16.3	24.5	r.C
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		5		nC
Gate-Drain Charge	$Q_{gd}$			7.4		
Output Charge	Q <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		53	80	
Gate Resistance	$R_{g}$	f = 1 MHz	0.2	0.8	1.6	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			11	22	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		8	16	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		28	55	
Fall Time	t <sub>f</sub>			8	16	
Turn-On Delay Time	t <sub>d(on)</sub>			14	28	ns
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		10	20	1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		26	50	
Fall Time	t <sub>f</sub>			8	16	
Drain-Source Body Diode Characteristic	s		1		•	<u> </u>
Continuous Source-Drain Diode Current	Is	T <sub>C</sub> = 25 °C			40	۸
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				80	Α
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 4 A		0.76	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			44	85	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	1 40 A 41/44 400 A/75 T 05 00		50	100	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		21		
Reverse Recovery Rise Time t <sub>b</sub>				23		ns


#### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




# **Output Characteristics**




On-Resistance vs. Drain Current and Gate Voltage






**Transfer Characteristics** 



Capacitance




On-Resistance vs. Junction Temperature


# SiR876ADP

# Vishay Siliconix


# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient




# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### **Current Derating\***





Power, Junction-to-Ambient

Document Number: 63580 S11-2241-Rev. A, 14-Nov-11


 $<sup>^*</sup>$  The power dissipation  $P_D$  is based on  $T_{J(max.)}$  = 150  $^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiR876ADP


# Vishay Siliconix

# VISHAY

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?63580">www.vishay.com/ppg?63580</a>.





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11






# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}$ ( $\Omega$ ) Max.	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)			
	0.014 at V <sub>GS</sub> = 10 V	40				
100	0.0148 at V <sub>GS</sub> = 7.5 V	38	13.9 nC			
	$0.018$ at $V_{GS} = 4.5 \text{ V}$	34				

#### PowerPAK® SO-8



Ordering Information: SiR878ADP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **FEATURES**


- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- 100 % R<sub>a</sub> and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

# COMPLIANT

HALOGEN FREE

#### **APPLICATIONS**

- DC/DC Primary Side Switch
- Telecom/Server 48 V, Full/Half-Bridge DC/DC



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	$(T_A = 25  ^{\circ}C, \text{ unle})$	ess otherwise no	oted)	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	Ĭ
Continuous Drain Current (T <sub>J</sub> = 150 °C)	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	I <sub>D</sub>	40 32 13.3 <sup>b, c</sup> 10.6 <sup>b, c</sup>	
Pulsed Drain Current (t = 300 μs)		I <sub>DM</sub>	80	A
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C T <sub>A</sub> = 25 °C	I <sub>S</sub>	40 4.5 <sup>b, c</sup>	-
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	20	
Single Pulse Avalanche Energy	L = 0.1 IIII1	E <sub>AS</sub>	20	mJ
Maximum Power Dissipation	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	P <sub>D</sub>	44.5 28.5 5 <sup>b, c</sup> 3.2 <sup>b, c</sup>	w
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature)	d, e		260	<u> </u>

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	20	25	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	2.1	2.8	C/ VV		

#### Notes:

- a. Based on  $T_C = 25$  °C.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/ppq?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 70 °C/W.

Document Number: 63369 S11-1999-Rev. B, 10-Oct-11

www.vishay.com

# SiR878ADP

# Vishay Siliconix




Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static					<u> </u>	l
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 vA		64		1.46
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 5.8		mV/°(
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.8	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μA
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 10 V	30			Α
	= ()	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A		0.011	0.014	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 7.5 V, I <sub>D</sub> = 12 A		0.012	0.0148	Ω
Train Course on State Resistance	20(011)	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A		0.014	0.018	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 15 A		44		S
Dynamic <sup>b</sup>	0.0	50 5				
Input Capacitance	C <sub>iss</sub>			1275		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		500		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	DS		38		۲,
Treverse Transfer Capacitance	SSI	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		27.9	42	
Total Gate Charge	$Q_g$	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 10 \text{ A}$		21.6	33	
Total Gate Gilaige	- · · g	105 co 1, 165 11c 1, 10 1c 11		13.9	21	1
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		4.2		nC
Gate-Drain Charge	Q <sub>gd</sub>	50 - 7 60 - 7 5		6.3		1
Output Charge	Q <sub>oss</sub>	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V		40	60	
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.2	1.05	2.1	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			10	20	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		11	22	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$		25	50	
Fall Time	t <sub>f</sub>	5 5 <u>-</u> g		8	16	
Turn-On Delay Time	t <sub>d(on)</sub>			12	24	ns
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V, R}_{L} = 5 \Omega$		13	26	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_a = 1 \Omega$		25	50	
Fall Time	t <sub>f</sub>	<u> </u>		8	16	-
Drain-Source Body Diode Characteristic	, and the second second				1	
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			40	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				80	Α
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 4 A		0.76	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	3		36	70	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			38	76	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		22	1.0	
Reverse Recovery Rise Time	t <sub>b</sub>			14	-	ns

- a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Gate Charge


On-Resistance vs. Junction Temperature

# SiR878ADP


# Vishay Siliconix




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage




# Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




www.vishay.com


Document Number: 63369 S11-1999-Rev. B, 10-Oct-11




# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



**Current Derating\*** 





Document Number: 63369 S11-1999-Rev. B, 10-Oct-11


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiR878ADP


Vishay Siliconix



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?63369">www.vishay.com/ppg?63369</a>.





# PowerPAK® SO-8, (SINGLE/DUAL)





#### Notes

- 1. Inch will govern.
- 2 Dimensions exclusive of mold gate burrs.
- 3. Dimensions exclusive of mold flash and cutting burrs.

# E3 — E3 Backside View of Dual Pad

		MILLIMETERS			INCHES	
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.97	1.04	1.12	0.038	0.041	0.044
A1	0.00	=	0.05	0.000	-	0.002
b	0.33	0.41	0.51	0.013	0.016	0.020
С	0.23	0.28	0.33	0.009	0.011	0.013
D	5.05	5.15	5.26	0.199	0.203	0.207
D1	4.80	4.90	5.00	0.189	0.193	0.197
D2	3.56	3.76	3.91	0.140	0.148	0.154
D3	1.32	1.50	1.68	0.052	0.059	0.066
D4		0.57 TYP.		0.0225 TYP.		
D5		3.98 TYP.			0.157 TYP.	
E	6.05	6.15	6.25	0.238	0.242	0.246
E1	5.79	5.89	5.99	0.228	0.232	0.236
E2	3.48	3.66	3.84	0.137	0.144	0.151
E3	3.68	3.78	3.91	0.145	0.149	0.154
E4	0.75 TYP.				0.030 TYP.	
е		1.27 BSC			0.050 BSC	
K		1.27 TYP.			0.050 TYP.	
K1	0.56	=	-	0.022	-	-
Н	0.51	0.61	0.71	0.020	0.024	0.028
L	0.51	0.61	0.71	0.020	0.024	0.028
L1	0.06	0.13	0.20	0.002	0.005	0.008
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.014
М		0.125 TYP.		0.005 TYP.		

ECN: T10-0055-Rev. J, 15-Feb-10

DWG: 5881

Document Number: 71655 Revison: 15-Feb-10



# PowerPAK® SO-8 Mounting and Thermal Considerations

#### **Wharton McDaniel**

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. In this application note, PowerPAK's construction is described. Following this mounting information is presented including land patterns and soldering profiles for maximum reliability. Finally, thermal and electrical performance is discussed.

#### THE PowerPAK PACKAGE

The PowerPAK package was developed around the SO-8 package (Figure 1). The PowerPAK SO-8 utilizes the same footprint and the same pin-outs as the standard SO-8. This allows PowerPAK to be substituted directly for a standard SO-8 package. Being a leadless package, PowerPAK SO-8 utilizes the entire SO-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard SO-8. In fact, this larger die is slightly larger than a full sized DPAK die. The bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. Finally, the package height is lower than the standard SO-8, making it an excellent choice for applications with space constraints.




Figure 1. PowerPAK 1212 Devices

#### PowerPAK SO-8 SINGLE MOUNTING

The PowerPAK single is simple to use. The pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard SO-8 devices (see Figure 2). Therefore, the PowerPAK connection pads match directly to those of the SO-8. The only difference is the extended drain connection area. To take immediate advantage of the PowerPAK SO-8 single devices, they can be mounted to existing SO-8 land patterns.



Standard SO-8

PowerPAK SO-8

Figure 2.

The minimum land pattern recommended to take full advantage of the PowerPAK thermal performance see Application Note 826, <u>Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs</u>. Click on the PowerPAK SO-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight and layer stack, experiments have found that more than about 0.25 to 0.5 in<sup>2</sup> of additional copper (in addition to the drain land) will yield little improvement in thermal performance.

#### PowerPAK SO-8 DUAL

The pin arrangement (drain, source, gate pins) and the pin dimensions of the PowerPAK SO-8 dual are the same as standard SO-8 dual devices. Therefore, the PowerPAK device connection pads match directly to those of the SO-8. As in the single-channel package, the only exception is the extended drain connection area. Manufacturers can likewise take immediate advantage of the PowerPAK SO-8 dual devices by mounting them to existing SO-8 dual land patterns.


To take the advantage of the dual PowerPAK SO-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 24 mils. This matches the spacing of the two drain pads on the PowerPAK SO-8 dual package.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 3 and 4.

For the lead (Pb)-free solder profile, see http:// www.vishay.com/doc?73257.



Ramp-Up Rate	+ 6 °C /Second Maximum
Temperature at 155 ± 15 °C	120 Seconds Maximum
Temperature Above 180 °C	70 - 180 Seconds
Maximum Temperature	240 + 5/- 0 °C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+ 6 °C/Second Maximum

Figure 3. Solder Reflow Temperature Profile




Figure 3. Solder Reflow Temperatures and Time Durations

www.vishav.com Document Number 71622



#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance,  $R\theta_{jc},$  or the junction-to-foot thermal resistance,  $R\theta_{jf}.$  This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the DPAK, PowerPAK SO-8, and standard SO-8. The PowerPAK has thermal performance equivalent to the DPAK, while having an order of magnitude better thermal performance over the SO-8.

TABLE 1.							
DPAK and PowerPAK SO-8 Equivalent Steady State Performance							
	PowerPAK SO-8	Standard SO-8					
Thermal Resistance Rθ <sub>jc</sub>	1.2 °C/W	1.0 °C/W	16 °C/W				

#### Thermal Performance on Standard SO-8 Pad Pattern

Because of the common footprint, a PowerPAK SO-8 can be mounted on an existing standard SO-8 pad pattern. The question then arises as to the thermal performance of the PowerPAK device under these conditions. A characterization was made comparing a standard SO-8 and a PowerPAK device on a board with a trough cut out underneath the PowerPAK drain pad. This configuration restricted the heat flow to the SO-8 land pads. The results are shown in Figure 5.




Figure 5. PowerPAK SO-8 and Standard SO-0 Land Pad Thermal Path

Because of the presence of the trough, this result suggests a minimum performance improvement of 10 °C/W by using a PowerPAK SO-8 in a standard SO-8 PC board mount.

The only concern when mounting a PowerPAK on a standard SO-8 pad pattern is that there should be no traces running between the body of the MOSFET. Where the standard SO-8 body is spaced away from the pc board, allowing traces to run underneath, the Power-PAK sits directly on the pc board.

#### Thermal Performance - Spreading Copper

Designers may add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 6 shows the thermal resistance of a PowerPAK SO-8 device mounted on a 2-in. 2-in., four-layer FR-4 PC board. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.




Figure 6. Spreading Copper Junction-to-Ambient Performance

Document Number 71622 28-Feb-06

# SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8

In any design, one must take into account the change in MOSFET r<sub>DS(on)</sub> with temperature (Figure 7).





Figure 7. MOSFET  $r_{DS(on)}$  vs. Temperature

A MOSFET generates internal heat due to the current passing through the channel. This self-heating raises the junction temperature of the device above that of the PC board to which it is mounted, causing increased power dissipation in the device. A major source of this problem lies in the large values of the junction-to-foot thermal resistance of the SO-8 package.

PowerPAK SO-8 minimizes the junction-to-board thermal resistance to where the MOSFET die temperature is very close to the temperature of the PC board. Consider two devices mounted on a PC board heated to 105 °C by other components on the board (Figure 8).



Suppose each device is dissipating 2.7 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK SO-8 and the standard SO-8, the die temperature is determined to be 107 °C for the PowerPAK (and for DPAK) and 148 °C for the standard SO-8. This is a 2 °C rise above the board temperature for the Pow-

on r<sub>DS(on)</sub>. Minimizing the thermal rise above the board temperature by using PowerPAK has not only eased the thermal design but it has allowed the device to run cooler, keep r<sub>DS(on)</sub> low, and permits the device to handle more current than the same MOSFET die in the standard SO-8

erPAK and a 43 °C rise for the standard SO-8. Referring

to Figure 7, a 2 °C difference has minimal effect on r<sub>DS(on)</sub> whereas a 43C difference has a significant effect

# CONCLUSIONS

package.

PowerPAK SO-8 has been shown to have the same thermal performance as the DPAK package while having the same footprint as the standard SO-8 package. The PowerPAK SO-8 can hold larger die approximately equal in size to the maximum that the DPAK can accommodate implying no sacrifice in performance because of package limitations.

Recommended PowerPAK SO-8 land patterns are provided to aid in PC board layout for designs using this new package.

Thermal considerations have indicated that significant advantages can be gained by using PowerPAK SO-8 devices in designs where the PC board was laid out for the standard SO-8. Applications experimental data gave thermal performance data showing minimum and typical thermal performance in a SO-8 environment, plus information on the optimum thermal performance obtainable including spreading copper. This further emphasized the DPAK equivalency.


PowerPAK SO-8 therefore has the desired small size characteristics of the SO-8 combined with the attractive thermal characteristics of the DPAK package.

Figure 8. Temperature of Devices on a PC Board

www.vishav.com Document Number 71622



# RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11





# N-Channel 100 V (D-S) MOSFET


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$ Max.	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)		
	0.0087 at V <sub>GS</sub> = 10 V	60			
100	$0.0094$ at $V_{GS} = 7.5 \text{ V}$	60	19.5 nC		
	$0.0115$ at $V_{GS} = 4.5 \text{ V}$	60			

# **FEATURES**

- Halogen-free According to IEC 61249-2-21
- TrenchFET® Power MOSFET
- 100 % R<sub>a</sub> and UIS Tested
- Compliant to RoHS Directive 2002/95/EC



#### PowerPAK® SO-8




#### **Ordering Information:**

SiR882ADP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **APPLICATIONS**

- DC/DC Primary Side Switch
- Telecom/Server 48 V, Full/Half-Bridge DC/DC
- Industrial



<b>ABSOLUTE MAXIMUM RATINGS</b>	(T <sub>A</sub> = 25 °C, unle	ess otherwise not	ed)	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		$V_{GS}$	± 20	v
	T <sub>C</sub> = 25 °C		60 <sup>a</sup>	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	55	
	T <sub>A</sub> = 25 °C	טי	17.6 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		13.9 <sup>b, c</sup>	Α Α
Pulsed Drain Current (t = 300 µs)		I <sub>DM</sub>	80	^
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	60 <sup>a</sup>	
Continuous Source-Diam Diode Current	T <sub>A</sub> = 25 °C	'S	4.9 <sup>b, c</sup>	
Single Pulse Avalanche Current		I <sub>AS</sub>	30	
Single Pulse Avalanche Energy	L = 0.1 mH	E <sub>AS</sub>	45	mJ
	T <sub>C</sub> = 25 °C		83	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	53	W
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C	U U	5.4 <sup>b, c</sup>	VV
	T <sub>A</sub> = 70 °C		3.4 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Soldering Recommendations (Peak Temperature	) <sup>d, e</sup>		260	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	18	23	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	1	1.5	C/VV	

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (www.vishay.com/ppg273257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W.

Document Number: 63367 S11-1662-Rev. A, 15-Aug-11 www.vishay.com

# SiR882ADP

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static	-					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$ , $I_D = 250 \mu A$	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 vA		67		1.1/0.
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 5.8		mV/°0
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.8	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zara Oata Valta va Daria Oamani		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			10	μA
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.0072	0.0087	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 7.5 \text{ V}, I_D = 17 \text{ A}$		0.0077	0.0094	Ω
	, ,	$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$		0.0092	0.0115	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		60		S
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>			1975		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		748		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			60		
Total Gate Charge		$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		39.5	60	
	$Q_g$	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 20 \text{ A}$		30.3	45.5	
				19.5	29.5	20
Gate-Source Charge	$Q_gs$	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$		5.7		nC
Gate-Drain Charge	$Q_{gd}$			8.3		
Output Charge	$Q_{oss}$	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		61	92	
Gate Resistance	$R_g$	f = 1 MHz	0.2	0.95	1.9	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			11	22	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 5 $\Omega$		12	24	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		34	65	
Fall Time	t <sub>f</sub>			9	18	nc
Turn-On Delay Time	t <sub>d(on)</sub>			13	26	ns
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_L = 5 \Omega$		14	24	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		32	60	
Fall Time	t <sub>f</sub>			10	20	
Drain-Source Body Diode Characteristic	s					
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60	Α
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				80	,,
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 5 A		0.74	1.1	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			49	95	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$	I <sub>F</sub> = 10 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		54	105	nC
Reverse Recovery Fall Time	t <sub>a</sub>	- 1- 10 /1, αι/αι – 100 /4 μο, 1 <sub>1</sub> – 20 · 0		24		nc
Reverse Recovery Rise Time	t <sub>b</sub>			25		ns

#### Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$ 


b. Guaranteed by design, not subject to production testing.




# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




### **Output Characteristics**




On-Resistance vs. Drain Current and Gate Voltage






**Transfer Characteristics** 



Capacitance




On-Resistance vs. Junction Temperature


# SiR882ADP


# Vishay Siliconix

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage






Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



### **Current Derating\***







Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package

# SiR882ADP


# Vishay Siliconix



# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63367.





# PowerPAK® SO-8, (SINGLE/DUAL)





#### Notes

- 1. Inch will govern.
- 2 Dimensions exclusive of mold gate burrs.
- 3. Dimensions exclusive of mold flash and cutting burrs.

# E3 — E3 Backside View of Dual Pad

	MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.97	1.04	1.12	0.038	0.041	0.044
A1	0.00	=	0.05	0.000	-	0.002
b	0.33	0.41	0.51	0.013	0.016	0.020
С	0.23	0.28	0.33	0.009	0.011	0.013
D	5.05	5.15	5.26	0.199	0.203	0.207
D1	4.80	4.90	5.00	0.189	0.193	0.197
D2	3.56	3.76	3.91	0.140	0.148	0.154
D3	1.32	1.50	1.68	0.052	0.059	0.066
D4		0.57 TYP.	0.57 TYP. 0.0225 TYP.			
D5		3.98 TYP.		0.157 TYP.		
E	6.05	6.15	6.25	0.238	0.242	0.246
E1	5.79	5.89	5.99	0.228	0.232	0.236
E2	3.48	3.66	3.84	0.137	0.144	0.151
E3	3.68	3.78	3.91	0.145	0.149	0.154
E4		0.75 TYP.		0.030 TYP.		
е		1.27 BSC		0.050 BSC		
K		1.27 TYP.			0.050 TYP.	
K1	0.56	=	-	0.022	-	-
Н	0.51	0.61	0.71	0.020	0.024	0.028
L	0.51	0.61	0.71	0.020	0.024	0.028
L1	0.06	0.13	0.20	0.002	0.005	0.008
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.014
М	0.125 TYP. 0.005			0.005 TYP.		

ECN: T10-0055-Rev. J, 15-Feb-10

DWG: 5881

Document Number: 71655 Revison: 15-Feb-10



# PowerPAK® SO-8 Mounting and Thermal Considerations

#### **Wharton McDaniel**

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. In this application note, PowerPAK's construction is described. Following this mounting information is presented including land patterns and soldering profiles for maximum reliability. Finally, thermal and electrical performance is discussed.

#### THE PowerPAK PACKAGE

The PowerPAK package was developed around the SO-8 package (Figure 1). The PowerPAK SO-8 utilizes the same footprint and the same pin-outs as the standard SO-8. This allows PowerPAK to be substituted directly for a standard SO-8 package. Being a leadless package, PowerPAK SO-8 utilizes the entire SO-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard SO-8. In fact, this larger die is slightly larger than a full sized DPAK die. The bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. Finally, the package height is lower than the standard SO-8, making it an excellent choice for applications with space constraints.




Figure 1. PowerPAK 1212 Devices

#### PowerPAK SO-8 SINGLE MOUNTING

The PowerPAK single is simple to use. The pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard SO-8 devices (see Figure 2). Therefore, the PowerPAK connection pads match directly to those of the SO-8. The only difference is the extended drain connection area. To take immediate advantage of the PowerPAK SO-8 single devices, they can be mounted to existing SO-8 land patterns.



Standard SO-8

PowerPAK SO-8

Figure 2.

The minimum land pattern recommended to take full advantage of the PowerPAK thermal performance see Application Note 826, <u>Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs</u>. Click on the PowerPAK SO-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight and layer stack, experiments have found that more than about 0.25 to 0.5 in<sup>2</sup> of additional copper (in addition to the drain land) will yield little improvement in thermal performance.

#### PowerPAK SO-8 DUAL

The pin arrangement (drain, source, gate pins) and the pin dimensions of the PowerPAK SO-8 dual are the same as standard SO-8 dual devices. Therefore, the PowerPAK device connection pads match directly to those of the SO-8. As in the single-channel package, the only exception is the extended drain connection area. Manufacturers can likewise take immediate advantage of the PowerPAK SO-8 dual devices by mounting them to existing SO-8 dual land patterns.


To take the advantage of the dual PowerPAK SO-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 24 mils. This matches the spacing of the two drain pads on the PowerPAK SO-8 dual package.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 3 and 4.

For the lead (Pb)-free solder profile, see http:// www.vishay.com/doc?73257.



Ramp-Up Rate	+ 6 °C /Second Maximum
Temperature at 155 ± 15 °C	120 Seconds Maximum
Temperature Above 180 °C	70 - 180 Seconds
Maximum Temperature	240 + 5/- 0 °C
Time at Maximum Temperature	20 - 40 Seconds
Ramp-Down Rate	+ 6 °C/Second Maximum

Figure 3. Solder Reflow Temperature Profile




Figure 3. Solder Reflow Temperatures and Time Durations

www.vishav.com Document Number 71622



#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance,  $R\theta_{jc},$  or the junction-to-foot thermal resistance,  $R\theta_{jf}.$  This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the DPAK, PowerPAK SO-8, and standard SO-8. The PowerPAK has thermal performance equivalent to the DPAK, while having an order of magnitude better thermal performance over the SO-8.

TABLE 1.							
DPAK and PowerPAK SO-8 Equivalent Steady State Performance							
	Standard SO-8						
Thermal Resistance Rθ <sub>jc</sub>	1.2 °C/W	1.0 °C/W	16 °C/W				

#### Thermal Performance on Standard SO-8 Pad Pattern

Because of the common footprint, a PowerPAK SO-8 can be mounted on an existing standard SO-8 pad pattern. The question then arises as to the thermal performance of the PowerPAK device under these conditions. A characterization was made comparing a standard SO-8 and a PowerPAK device on a board with a trough cut out underneath the PowerPAK drain pad. This configuration restricted the heat flow to the SO-8 land pads. The results are shown in Figure 5.




Figure 5. PowerPAK SO-8 and Standard SO-0 Land Pad Thermal Path

Because of the presence of the trough, this result suggests a minimum performance improvement of 10 °C/W by using a PowerPAK SO-8 in a standard SO-8 PC board mount.

The only concern when mounting a PowerPAK on a standard SO-8 pad pattern is that there should be no traces running between the body of the MOSFET. Where the standard SO-8 body is spaced away from the pc board, allowing traces to run underneath, the Power-PAK sits directly on the pc board.

#### Thermal Performance - Spreading Copper

Designers may add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 6 shows the thermal resistance of a PowerPAK SO-8 device mounted on a 2-in. 2-in., four-layer FR-4 PC board. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.




Figure 6. Spreading Copper Junction-to-Ambient Performance

Document Number 71622 28-Feb-06

# SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8

In any design, one must take into account the change in MOSFET r<sub>DS(on)</sub> with temperature (Figure 7).





Figure 7. MOSFET  $r_{DS(on)}$  vs. Temperature

A MOSFET generates internal heat due to the current passing through the channel. This self-heating raises the junction temperature of the device above that of the PC board to which it is mounted, causing increased power dissipation in the device. A major source of this problem lies in the large values of the junction-to-foot thermal resistance of the SO-8 package.

PowerPAK SO-8 minimizes the junction-to-board thermal resistance to where the MOSFET die temperature is very close to the temperature of the PC board. Consider two devices mounted on a PC board heated to 105 °C by other components on the board (Figure 8).



Suppose each device is dissipating 2.7 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK SO-8 and the standard SO-8, the die temperature is determined to be 107 °C for the PowerPAK (and for DPAK) and 148 °C for the standard SO-8. This is a 2 °C rise above the board temperature for the Pow-

on r<sub>DS(on)</sub>. Minimizing the thermal rise above the board temperature by using PowerPAK has not only eased the thermal design but it has allowed the device to run cooler, keep r<sub>DS(on)</sub> low, and permits the device to handle more current than the same MOSFET die in the standard SO-8

erPAK and a 43 °C rise for the standard SO-8. Referring

to Figure 7, a 2 °C difference has minimal effect on r<sub>DS(on)</sub> whereas a 43C difference has a significant effect

# CONCLUSIONS

package.

PowerPAK SO-8 has been shown to have the same thermal performance as the DPAK package while having the same footprint as the standard SO-8 package. The PowerPAK SO-8 can hold larger die approximately equal in size to the maximum that the DPAK can accommodate implying no sacrifice in performance because of package limitations.

Recommended PowerPAK SO-8 land patterns are provided to aid in PC board layout for designs using this new package.

Thermal considerations have indicated that significant advantages can be gained by using PowerPAK SO-8 devices in designs where the PC board was laid out for the standard SO-8. Applications experimental data gave thermal performance data showing minimum and typical thermal performance in a SO-8 environment, plus information on the optimum thermal performance obtainable including spreading copper. This further emphasized the DPAK equivalency.


PowerPAK SO-8 therefore has the desired small size characteristics of the SO-8 combined with the attractive thermal characteristics of the DPAK package.

Figure 8. Temperature of Devices on a PC Board

www.vishav.com Document Number 71622



# RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.


Revision: 11-Mar-11



# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>f</sup>	Q <sub>g</sub> (Typ.)		
100	$0.029 \text{ at V}_{GS} = 10 \text{ V}$	30 <sup>g</sup>	6.7 nC		
100	$0.042$ at $V_{GS} = 4.5 \text{ V}$	25	0.7 110		

#### PowerPAK 1212-8




#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- 100 % R<sub>q</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC



#### **APPLICATIONS**

- DC/DC Primary Side Switch
- Telecom/Server 48 V
- DC/DC Converter



N-Channel MOSFET

Ordering Information: SiS892DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

<b>ABSOLUTE MAXIMUM RATIN</b>	I <b>GS</b> (T <sub>A</sub> = 25 °C	, unless otherwise	noted)	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	V
	T <sub>C</sub> = 25 °C		30 <sup>g</sup>	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C		27	
	T <sub>A</sub> = 25 °C	I <sub>D</sub>	8.0 <sup>a, b</sup>	
	T <sub>A</sub> = 70 °C		7.3 <sup>a, b</sup>	A
Pulsed Drain Current	•	I <sub>DM</sub>	50	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C		30 <sup>g</sup>	
Continuous Source-Diam Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.1 <sup>a, b</sup>	
Single Pulse Avalanche Current		I <sub>AS</sub>	10	
Single Pulse Avalanche Energy	L = 0.1 mH	E <sub>AS</sub>	5	mJ
	T <sub>C</sub> = 25 °C		52	
Mayimum Dawar Dissination	T <sub>C</sub> = 70 °C		43	w
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.7 <sup>a, b</sup>	VV
	T <sub>A</sub> = 70 °C		3.1 <sup>a, b</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Soldering Recommendations (Peak Tempera	ature) <sup>c, d</sup>		260	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a, e</sup>	t ≤ 10 s	$R_{thJA}$	26	33	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	1.9	2.4	C/VV

#### Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. t = 10 s.
- c. See solder profile (<a href="www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Maximum under steady state conditions is 81 °C/W.
- f. Based on T<sub>C</sub> = 25 °C. g. Package limited.

# SiS892DN

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static			1	•	•	
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 vA		44		> 1/06
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = 250 \mu A$		- 5.5		mV/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	1.2		3.0	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zara Cata Valtaga Drain Current	,	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μA
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α
Davis Course Co Otata Davista and		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		0.024	0.029	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$		0.034	0.042	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 10 \text{ A}$		22		S
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>			611		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		404		рF
Reverse Transfer Capacitance	C <sub>rss</sub>			36		
Total Oats Ohanna		$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		14.2	21.5	
Total Gate Charge	$Q_g$			6.7	10	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$		1.6		nC
Gate-Drain Charge	Q <sub>gd</sub>			3.6		
Gate Resistance	$R_{g}$	f = 1 MHz	1.0	5.5	10	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			10	20	
Rise Time	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, R_1 = 5 \Omega$		13	26	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$		17	34	
Fall Time	t <sub>f</sub>			8	16	
Turn-On Delay Time	t <sub>d(on)</sub>			8	16	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 5 $\Omega$		11	22	1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		21	40	1
Fall Time	t <sub>f</sub>			9	18	1
Drain-Source Body Diode Characteristi	cs					
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			30	
Pulse Diode Forward Current	I <sub>SM</sub>				50	A
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 5 A, V <sub>GS</sub> = 0 V		0.81	1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			32	64	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	L FA 41/44 400 A/1- T 0500		31	62	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		17		
Reverse Recovery Rise Time	t <sub>b</sub>			15		ns


- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Q<sub>g</sub> - Total Gate Charge (nC)

**Gate Charge** 


On-Resistance vs. Junction Temperature

# VISHAY

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




0.15  $I_{D} = 10 \text{ A}$ 0.12  $R_{DS(on)}$  - On-Resistance ( $\Omega$ ) 0.09 0.06  $T_J = 125$  °C 0.03  $T_J = 25 \, ^{\circ}C$ 0.00 0 2 3 4 5 8

V<sub>GS</sub> - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Safe Operating Area, Junction-to-Ambient





# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



T<sub>C</sub> - Case Temperature (°C)

### **Current Derating\***






T<sub>A</sub> - Ambient Temperature (°C)


Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# VISHAY

# TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)








Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?66590">www.vishay.com/ppg?66590</a>.





# PowerPAK® 1212-8, (SINGLE/DUAL)








2 Dimensions exclusive of mold gate burrs

1. Inch will govern

3. Dimensions exclusive of mold flash and cutting burrs



Backside	\/iow/	of	Dual	Pad
Dackside	view	ΟI	Duai	Pau

		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.97	1.04	1.12	0.038	0.041	0.044	
A1	0.00	-	0.05	0.000	-	0.002	
b	0.23	0.30	0.41	0.009	0.012	0.016	
С	0.23	0.28	0.33	0.009	0.011	0.013	
D	3.20	3.30	3.40	0.126	0.130	0.134	
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
D3	0.48	-	0.89	0.019	-	0.035	
D4		0.47 TYP.			0.0185 TYP.		
D5		2.3 TYP.			0.090 TYP.		
Е	3.20	3.30	3.40	0.126	0.130	0.134	
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	1.75	1.85	1.98	0.069	0.073	0.078	
E4		0.34 TYP.		0.013 TYP.			
е		0.65 BSC		0.026 BSC			
K		0.86 TYP.			0.034 TYP.		
K1	0.35	-	-	0.014	-	-	
Н	0.30	0.41	0.51	0.012	0.016	0.020	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
θ	0°	-	12°	0°	-	12°	
W	0.15	0.25	0.36	0.006	0.010	0.014	
М		0.125 TYP.			0.005 TYP.		

ECN: S10-0951-Rev. J, 03-May-10

DWG: 5882

Document Number: 71656 Revison: 03-May-10



# PowerPAK® 1212 Mounting and Thermal Considerations

#### Johnson Zhao

MOSFETs for switching applications are now available with die on resistances around 1 m $\Omega$  and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. The PowerPAK 1212-8 provides ultra-low thermal impedance in a small package that is ideal for space-constrained applications. In this application note, the PowerPAK 1212-8's construction is described. Following this, mounting information is presented. Finally, thermal and electrical performance is discussed.

#### THE PowerPAK PACKAGE

The PowerPAK 1212-8 package (Figure 1) is a derivative of PowerPAK SO-8. It utilizes the same packaging technology, maximizing the die area. The bottom of the die attach pad is exposed to provide a direct, low resistance thermal path to the substrate the device is mounted on. The PowerPAK 1212-8 thus translates the benefits of the PowerPAK SO-8 into a smaller package, with the same level of thermal performance. (Please refer to application note "PowerPAK SO-8 Mounting and Thermal Considerations.")



Figure 1. PowerPAK 1212 Devices

The PowerPAK 1212-8 has a footprint area comparable to TSOP-6. It is over 40 % smaller than standard TSSOP-8. Its die capacity is more than twice the size of the standard TSOP-6's. It has thermal performance an order of magnitude better than the SO-8, and 20 times better than TSSOP-8. Its thermal performance is better than all current SMT packages in the market. It will take the advantage of any PC board heat sink capability. Bringing the junction temperature down also increases the die efficiency by around 20 % compared with TSSOP-8. For applications where bigger packages are typically required solely for thermal consideration, the PowerPAK 1212-8 is a good option.

Both the single and dual PowerPAK 1212-8 utilize the same pin-outs as the single and dual PowerPAK SO-8. The low 1.05 mm PowerPAK height profile makes both versions an excellent choice for applications with space constraints.

### **PowerPAK 1212 SINGLE MOUNTING**

To take the advantage of the single PowerPAK 1212-8's thermal performance see Application Note 826,

<u>Recommended Minimum Pad Patterns With Outline</u> <u>Drawing Access for Vishay Siliconix MOSFETs.</u> Click on the PowerPAK 1212-8 single in the index of this document.

In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in<sup>2</sup> of will yield little improvement in thermal performance.



#### PowerPAK 1212 DUAL


To take the advantage of the dual PowerPAK 1212-8's thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document.

The gap between the two drain pads is 10 mils. This matches the spacing of the two drain pads on the PowerPAK 1212-8 dual package.

This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in<sup>2</sup> of will yield little improvement in thermal performance.

#### **REFLOW SOLDERING**

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a preconditioning test and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 2 and 3. For the lead (Pb)-free solder profile, see http://www.vishay.com/ doc?73257.



Ramp-Up Rate	+ 6 °C /Second Maximum				
Temperature at 155 ± 15 °C	120 Seconds Maximum				
Temperature Above 180 °C	70 - 180 Seconds				
Maximum Temperature	240 + 5/- 0 °C				
Time at Maximum Temperature	20 - 40 Seconds				
Ramp-Down Rate	+ 6 °C/Second Maximum				

Figure 2. Solder Reflow Temperature Profile




Figure 3. Solder Reflow Temperatures and Time Durations

www.vishav.com Document Number 71681 03-Mar-06



TABLE 1: EQIVALENT STEADY STATE PERFORMANCE											
Package	sc	SO-8 TSSOP-8		TSOP-8		PPAK 1212		PPAK SO-8			
Configuration	Single	Dual	Single	Dual	Single	Dual	Single	Dual	Single	Dual	
Thermal Resiatance R <sub>thJC</sub> (C/W)	20	40	52	83	40	90	2.4	5.5	1.8	5.5	




Figure 4. Temperature of Devices on a PC Board

#### THERMAL PERFORMANCE

#### Introduction

A basic measure of a device's thermal performance is the junction-to-case thermal resistance,  $R\theta jc$ , or the junction to- foot thermal resistance,  $R\theta jf$ . This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the PowerPAK 1212-8, PowerPAK SO-8, standard TSSOP-8 and SO-8 equivalent steady state performance.


By minimizing the junction-to-foot thermal resistance, the MOSFET die temperature is very close to the temperature of the PC board. Consider four devices mounted on a PC board with a board temperature of 45 °C (Figure 4). Suppose each device is dissipating 2 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK 1212-8 and the other SMT packages, die temperatures are determined to be 49.8 °C for the PowerPAK 1212-8, 85 °C for the standard SO-8, 149 °C for standard TSSOP-8, and 125 °C for TSOP-6. This is a 4.8 °C rise above the board temperature for the PowerPAK 1212-8, and over 40 °C for other SMT packages. A 4.8 °C rise has minimal effect on  $r_{\rm DS(ON)}$  whereas a rise of over 40 °C will cause an increase in  $r_{\rm DS(ON)}$  as high as 20 %.


### **Spreading Copper**

Designers add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper.

Figure 5 and Figure 6 show the thermal resistance of a PowerPAK 1212-8 single and dual devices mounted on a 2-in. x 2-in., four-layer FR-4 PC boards. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.2 to 0.3 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed.










Figure 6. Spreading Copper - Junction-to-Ambient Performance

#### **CONCLUSIONS**

As a derivative of the PowerPAK SO-8, the PowerPAK 1212-8 uses the same packaging technology and has been shown to have the same level of thermal performance while having a footprint that is more than 40 % smaller than the standard TSSOP-8.


Recommended PowerPAK 1212-8 land patterns are provided to aid in PC board layout for designs using this new package.

The PowerPAK 1212-8 combines small size with attractive thermal characteristics. By minimizing the thermal rise above the board temperature, PowerPAK simplifies thermal design considerations, allows the device to run cooler, keeps r<sub>DS(ON)</sub> low, and permits the device to handle more current than a same- or larger-size MOS-FET die in the standard TSSOP-8 or SO-8 packages.

www.vishay.com Document Number 71681 03-Mar-06



# RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE





Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 11-Mar-11