

Mobile 3rd Generation Intel[®] Core[™] Processor Family, Mobile Intel[®] Pentium[®] Processor Family, and Mobile Intel[®] Celeron[®] Processor Family

Datasheet - Volume 1 of 2

January 2013

Document Number: 326768-005



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Enhanced Intel SpeedStep® Technology; See the Processor Spec Finder or contact your Intel representative for more information.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel[®] 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

No computer system can provide absolute security under all conditions. Intel[®] Trusted Execution Technology (Intel[®] TXT) requires a computer system with Intel[®] Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing Group and specific software for some uses. For more information, see http://www.intel.com/technology/security/.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

Intel[®] Active Management Technology requires the computer system to have an Intel[®] AMT-enabled chipset, network hardware and software, as well as connection with a power source and a corporate network connection. Setup requires configuration by the purchaser and may require scripting with the management console or further integration into existing security frameworks to enable certain functionality. It may also require modifications of implementation of new business processes. With regard to notebooks, Intel AMT may not be available or certain capabilities may be limited over a host OS-based VPN or when connecting wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see http://www.intel.com/technology/platform-technology/intel-amt/.

Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo Boost Technology.For more information, see http://www.intel.com/technology/turboboost.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See www.intel.com/products/processor_number for details.

Intel, Intel Core, Pentium, Celeron, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright $\ensuremath{\text{@}}$ 2013, Intel Corporation. All rights reserved.



Contents

1	Intro		1	
	1.1	Process	sor Feature Details	11
		1.1.1	Supported Technologies	11
	1.2	Interfa	ces	11
		1.2.1	System Memory Support	11
		1.2.2	PCI Express*	12
		1.2.3	Direct Media Interface (DMI)	13
		1.2.4	Platform Environment Control Interface (PECI)	14
		1.2.5	Processor Graphics	14
		1.2.6	Embedded DisplayPort* (eDP*)	15
		1.2.7	Intel® Flexible Display Interface (Intel® FDI)	15
	1.3	Power	Management Support	15
		1.3.1	Processor Core	
		1.3.2	System	
		1.3.3	Memory Controller	
		1.3.4	PCI Express*	
		1.3.5	Direct Media Interface (DMI)	
		1.3.6	Processor Graphics Controller (GT)	
		1.3.7	Thermal Management Support	
	1.4		sor Family SKU Definition	
	1.5		e	
	1.6		sor Compatibility	
	1.7		ology	
	1.8		d Documents	
_				
2				
	2.1	-	Memory Interface	
		2.1.1	System Memory Technology Supported	
		2.1.2	System Memory Timing Support	
		2.1.3	System Memory Organization Modes	25
			2.1.3.1 Single-Channel Mode	25
		2 1 1	2.1.3.2 Dual-Channel Mode – Intel [®] Flex Memory Technology Mode	25
		2.1.4	Rules for Populating Memory Slots	20
		2.1.5		
			2.1.5.1 Just-in-Time Command Scheduling	2/
			2.1.5.3 Out-of-Order Scheduling	∠/
		2.1.6	Data Scrambling	
		2.1.7	DRAM Clock Generation	
		2.1.7	DDR3 Reference Voltage Generation	
	2.2		press* Interface	
	2.2	2.2.1	PCI Express* Architecture	20 20
		2.2.1	2.2.1.1 Transaction Layer	
			2.2.1.2 Data Link Layer	29 29
			2.2.1.3 Physical Layer	
		2.2.2	PCI Express* Configuration Mechanism	
		2.2.3	PCI Express* Graphics	
		2.2.5	2.2.3.1 PCI Express* Lanes Connection	
	2.3	Direct	Media Interface (DMI)	
		2.3.1	DMI Error Flow	
		2.3.2	Processor / PCH Compatibility Assumptions	32



		2.3.3 DMI	Link Down	32
	2.4	Processor G	raphics Controller (GT)	33
		2.4.1 3D a	and Video Engines for Graphics Processing	33
		2.4.		33
		2.4.		34
		2.4.	1.3 Video Engine	34
		2.4.	1.4 2D Engine	35
		2.4.2 Prod	cessor Graphics Display	36
		2.4.	2.1 Display Planes	36
		2.4.	2.2 Display Pipes	37
		2.4.		37
		2.4.	2.4 Embedded DisplayPort* (eDP*)	37
		2.4.3 Inte	el [®] Flexible Display Interface (Intel [®] FDI)	37
		2.4.4 Mult	ti Graphics Controllers Multi-Monitor Support	38
	2.5	Platform En	vironment Control Interface (PECI)	38
	2.6		ocking	
		2.6.1 Inte	ernal Clocking Requirements	38
3	Tock	nologies		30
3				
	3.1	Intel® virtu	alization Technology (Intel® VT)	39
			el [®] Virtualization Technology (Intel [®] VT) for 32, Intel [®] 64 and Intel [®] Architecture	
		IA-S (Int	el® VT-x) Objectives	30
		3.1.2 Inte	el [®] Virtualization Technology (Intel [®] VT) for	39
		3.1.2 IIILE	32, Intel [®] 64 and Intel [®] Architecture	
		(Int	el® VT-y) Features	40
		3.1.3 Inte	32, Intel [®] 64 and Intel [®] Architecture el [®] VT-x) Features bl [®] Virtualization Technology (Intel [®] VT) for Directed	40
		I/O	(Intel® VT-d) Objectives	40
		3.1.4 Inte	(Intel [®] VT-d) Objectives	
		I/O	(Intel® VT-d) Features	41
		3.1.5 Inte	el [®] Virtualization Technology (Intel [®] VT) for Directed	
		I/O	(Intel® VT-d) Features Not Supported	41
	3.2	Intel [®] Trust	ted Execution Technology (Intel® TXT)	42
	3.3	Intel [®] Hype	er-Threading Technology (Intel® HT Technology)	42
	3.4		o Boost Technology	
		3.4.1 Inte	el [®] Turbo Boost Technology Frequency	43
		3.4.2 Inte	Bl® Turbo Boost Technology Graphics Frequency	44
	3.5	Intel [®] Adva	nced Vector Extensions (Intel® AVX)	44
	3.6	Security and	d Cryptography Technologies	44
	0.0	3.6.1 Inte	${\rm el}^{\mathbb{R}}$ Advanced Encryption Standard New Instructions (Intel $^{\mathbb{R}}$ AES-NI)	44
			MULQDQ Instruction	
			RAND Instruction	
	3.7		rchitecture x2APIC	
	3.8		Mode Execution Protection (SMEP)	
	3.9		e Interrupt Routing (PAIR)	
4	Pow	er Managem	ent	49
	4.1	Advanced C	onfiguration and Power Interface	
		(ACPI) State	es Supported	50
			tem States	
		4.1.2 Prod	cessor Core / Package Idle States	50
		4.1.3 Inte	grated Memory Controller States	50
			Express* Link States	
			ect Media Interface (DMI) States	
			cessor Graphics Controller States	
			erface State Combinations	
	4 2		ore Power Management	52



		4.2.1	Enhance	d Intel® SpeedStep® Technology	5∠
		4.2.2	Low-Pow	er Idle States	53
		4.2.3		ng Low-Power Idle States	
		4.2.4	Core C-s	tates	55
			4.2.4.1	Core CO State	55
			4.2.4.2	Core C1 / C1E State	55
			4.2.4.3	Core C3 State	55
			4.2.4.4	Core C6 State	55
			4.2.4.5	Core C7 State	56
			4.2.4.6	C-State Auto-Demotion	56
		4.2.5	Package	C-States	56
			4.2.5.1	Package C0	
			4.2.5.2	Package C1/C1E	58
			4.2.5.3	Package C3 State	58
			4.2.5.4	Package C6 State	58
			4.2.5.5	Package C7 State	59
			4.2.5.6	Dynamic L3 Cache Sizing	59
	4.3	Integra	ated Memo	ory Controller (IMC) Power Management	
		4.3.1	Disabling	Unused System Memory Outputs	50
		4.3.2		ower Management and Initialization	
		7.5.2	4.3.2.1	Initialization Role of CKE	
				Conditional Self-Refresh	
				Dynamic Power Down Operation	
			4.3.2.4	DRAM I/O Power Management	
		4.3.3		trical Power Gating (EPG)	
	1 1		טטא בופני	uar Managamant	02
	4.4			wer Management	
	4.5			gement	
	4.6	•	cs Power I	Management	63
		4.6.1	Intel [®] Ra	apid Memory Power Management (Intel® RMPM)	
			(also kno	own as CxSR)	63
		4.6.2		raphics Performance Modulation Technology (Intel $^{ exttt{@}}$ GPMT) $$	
		4.6.3	Graphics	Render C-State	64
		4.6.4	Intel [®] Sı	mart 2D Display Technology (Intel [®] S2DDT)	64
		4.6.5	Intel [®] G	raphics Dynamic Frequency	64
		4.6.6		Power Savings Technology 6.0 (DPST)	
		4.6.7	Automat	ic Display Brightness (ADB)	65
		4.6.8		eamless Display Refresh Rate Switching	
		1.0.0	Technolo	gy (Intel [®] SDRRS Technology)	61
	4.7	Granhi	ce Therms	ll Power Management	66
		•		_	
5	Ther	mal Mai	nagemen	t	67
	5.1	Therma	al Conside	rations	67
	5.2			ost Technology Power Monitoring	
	5.3	Intel®	Turbo Boo	ost Technology Power Control	68
	5.5	5.3.1		Power Control	
		5.3.2		ane Control	
		5.3.3			
				me Parameter	/(
	5.4	Configu	irable ine	ermal Design Power (cTDP) and	7.
				(LPM)	
		5.4.1	-	able TDP (cTDP)	
		5.4.2		er Mode	
	5.5			ver Specifications	
	5.6	Therma	al Manage	ment Features	75
		5.6.1		Thermal Monitor	
			5.6.1.1	TCC Activation Offset	
			5.6.1.2	Frequency / Voltage Control	
			5.6.1.3	Clock Modulation	



		5.6.2	Digital Thermal Sensor	
			5.6.2.1 Digital Thermal Sensor Accuracy (Taccuracy)	79
		F 6 3	5.6.2.2 Fan Speed Control with Digital Thermal Sensor	
		5.6.3	PROCHOT# Signal 5.6.3.1 Bi-Directional PROCHOT#	70
			5.6.3.2 Voltage Regulator Protection versus PROCHOT#	79 80
			5.6.3.3 Thermal Solution Design and PROCHOT# Behavior	
			5.6.3.4 Low-Power States and PROCHOT# Behavior	
			5.6.3.5 THERMTRIP# Signal	81
			5.6.3.6 Critical Temperature Detection	
		5.6.4	On-Demand Mode	81
			5.6.4.1 MSR Based On-Demand Mode	
		565	5.6.4.2 I/O Emulation-Based On-Demand Mode	
		5.6.5	Memory Thermal Management	
		5.6.6	Platform Environment Control Interface (PECI)	
6	Signa		ription	
	6.1		n Memory Interface Signals	
	6.2		ry Reference and Compensation Signals	
	6.3		and Miscellaneous Signals	
	6.4		press*-based Interface Signals	
	6.5		Ided DisplayPort* (eDP*) Signals	
	6.6		Flexible Display (Intel® FDI) Interface Signals	
	6.7		Media Interface (DMI) Signals	
	6.8		Lock Loop (PLL) Signals	
	6.9		ccess Points (TAP) Signals	
	6.10 6.11		ınd Thermal Protection Signals	
	6.12		sor Power Signals	
	6.13		Signals	
	6.14		d and Non-Critical to Function (NCTF) Signals	
	6.15		sor Internal Pull-Up / Pull-Down Resistors	
_				
7			pecifications	
	7.1		and Ground Pins	
	7.2	•	pling Guidelines	
		7.2.1	Voltage Rail Decoupling	
	7.0	7.2.2	PLL Power Supply	
	7.3		e Identification (VID)	
	7.4 7.5		n Agent (SA) Vcc VIDed or Unused Signals	
	7.5 7.6		Groups	
	7.7	Toct Ac	ccess Port (TAP) Connection	90 100
	7.7		onent Storage Condition Specifications (Prior to Board Attach)	
	7.9		ecifications	
	7.5	7.9.1	Voltage and Current Specifications	
	7.10	_	m Environmental Control Interface (PECI) DC Specifications	
	,,10		PECI Bus Architecture	
			PECI DC Characteristics	
			Input Device Hysteresis	
0	Dross		in, Signal, and Package Information	
8			-	
	8.1 8.2		sor Pin Assignmentsge Mechanical Information	
		_		
Q	DDD	Data Su	wizzling	167



Fi	gure	<u> </u>	
Ī	1-1	Mobile Processor Platform	10
	1-2	Mobile Processor Compatibility Diagram	
	2-1	Intel® Flex Memory Technology Operation	
	2-2	PCI Express* Layering Diagram	
	2-2	Packet Flow Through the Layers	
	2-3	PCI Express* Related Register Structures in the Processor	
	2-5 2-6	PCI Express* Typical Operation 16 Lanes Mapping	
		Processor Graphics Controller Unit Block Diagram	
	2-7	Processor Display Block Diagram	
	4-1	Processor Power States	
	4-2	Idle Power Management Breakdown of the Processor Cores	
	4-3	Thread and Core C-State Entry and Exit	
	4-4	Package C-State Entry and Exit	
	5-1	Package Power Control	
	5-2	Frequency and Voltage Ordering	
	7-1	Example for PECI Host-Clients Connection	
	7-2	Input Device Hysteresis	109
	8-1	rPGA988B (Socket-G2) Pin Map	
	8-2	BGA1224 Ballmap (left side)	
	8-3	BGA1224 Ballmap (right side)	
	8-4	BGA1023 Ballmap (left side)	
	8-5	BGA1023 Ballmap (right side)	
	8-6	Processor rPGA988B 2C/GT1 (G24406) Mechanical Package (Sheet 1 of 2)	
	8-7	Processor rPGA988B 2C/GT1 (G24406) Mechanical Package (Sheet 2 of 2)	
	8-8	Processor rPGA988B 2C/GT2 (G23867) Mechanical Package (Sheet 1 of 2)	
	8-9	Processor rPGA988B 2C/GT2 (G23867) Mechanical Package (Sheet 2 of 2)	161
	8-10	Processor rPGA988B 4C/GT2 (E95127) Mechanical Package (Sheet 1 of 2)	162
	8-11	Processor rPGA988B 4C/GT2 (E95127) Mechanical Package (Sheet 2 of 2)	163
	8-12	Processor BGA1023 2C/GT1 (G24405) Mechanical Package	164
	8-13	Processor BGA1023 2C/GT2 (G23866) Mechanical Package	165
	8-14	Processor BGA1224 4C/GT2 (G26204) Mechanical Package	166
Γε	ables		
	1-1	Mobile 3rd Generation Intel [®] Core [™] Processor Family, Mobile Intel [®] Pentium [®]	
		Processor Family, and Mobile Intel [®] Celeron [®] Processor Family SKUs	. 16
	1-2	Terminology	
	1-3	Related Documents	
	2-1	Processor Mobile DIMM Support Summary by Product	
	2-2	Supported DDR3 / DDR3L / DDR3L-RS SO-DIMM Module Configurations	
	2-3	Supported Maximum Memory Size Per DIMM	
	2-4	DDR3 / DDR3L / DDR3L-RS at 1.5 V System Memory Timing Support	25
	2-5	DDR3L / DDR3L-RS System Memory Timing Support	
	2-6	Reference Clock	
	4-1	System States	
	4-2	Processor Core / Package State Support	
	4-3	Integrated Memory Controller States	
	4-3 4-4	PCI Express* Link States	
	4-5	Direct Media Interface (DMI) States	
	4-5 4-6	Processor Graphics Controller States	
	4-0 4-7	G, S, and C State Combinations	
	4-7 4-8	D, S, and C State Combination	
	4-0	U, 3, and C state Combination	. ∠∠



	P_LVLx to MWAIT Conversion	
4-11	Coordination of Core Power States at the Package Level	57
4-12	Targeted Memory State Conditions	62
5-1	Intel® Turbo Boost Technology Package Power Control Settings	69
5-2	Configurable Thermal Design Power (cTDP) Modes	71
5-3	Thermal Design Power (TDP) Specifications	
5-4	Junction Temperature Specification	
5-5	Package Turbo Parameters	74
5-6	Idle Power Specifications	
6-1	Signal Description Buffer Types	83
6-2	Memory Channel A Signals	84
6-3	Memory Channel B Signals	
6-4	Memory Reference and Compensation	86
6-5	Reset and Miscellaneous Signals	86
6-6	PCI Express* Graphics Interface Signals	87
6-7	Embedded DisplayPort* Signals	87
6-8	Intel [®] Flexible Display (Intel [®] FDI) Interface	87
6-9	Direct Media Interface (DMI) Signals – Processor to PCH Serial Interface	
	Phase Lock Loop (PLL) Signals	
	Test Access Points (TAP) Signals	
	Error and Thermal Protection Signals	
	Power Sequencing Signals	
	Processor Power Signals	
	Sense Signals	
	Ground and Non-Critical to Function (NCTF) Signals	
	Processor Internal Pull-Up / Pull-Down Resistors	
7-1	IMVP7 Voltage Identification Definition	
7-2	VCCSA_VID Configuration	
7-3	Signal Groups1	
7-4	Storage Condition Ratings	
7-5	Processor Core (V_{CC}) Active and Idle Mode DC Voltage and Current Specifications	101
7-6	Processor Uncore (V _{CCIO}) Supply DC Voltage and Current Specifications	103
7-7	Memory Controller (V _{DDQ}) Supply DC Voltage and Current Specifications	103
7-8	System Agent (V _{CCSA}) Supply DC Voltage and Current Specifications	103
7-9	Processor PLL (V _{CCPLL}) Supply DC Voltage and Current Specifications	104
	Processor Graphics (V _{AXG}) Supply DC Voltage and Current Specifications	
	DDR3 / DDR3L / DDR3L-RS Signal Group DC Specifications	
7-12	Control Sideband and TAP Signal Group DC Specifications	106
7-13	PCI Express* DC Specifications	107
	Embedded DisplayPort* DC Specifications	
	PECI DC Electrical Limits	
8-1	rPGA988B Processor Pin List by Pin Name	
8-2	BGA1224 Processor Ball List by Ball Name	
8-3	BGA1023 Processor Ball List by Ball Name	
9-1	DDR Data Swizzling Table – Channel A	
9-2	DDR Data Swizzling Table for Package – Channel B	169



Revision History

Revision Number	Description	Revision Date
001	Initial release	April 2012
002	 Added Mobile 3rd Generation Intel[®] Core[™] i7-3520M, i5-3360M, i5-3320M, i7-3667U, i5-3427U processors Updated Table 7-10, Processor Graphics (V_{AXG}) Supply DC Voltage and Current Specifications 	June 2012
003	 Updated Section 1.5, Package Removed DDR 1066 MHz support Updated Table 2-5, DDR3L/DDR3L-RS System Memory Timing Support Added support for DDR3L-RS 	June 2012
004	 Minor edits throughout for clarity Added Mobile 3rd Generation Intel[®] Core™ i7-3940XM, i7-3840QM, i7-3740QM processors Removed references to the VCC_DIE_SENSE signal and changed affected balls in Chapter 8 to "RSVD" 	September 2012
005	 Added Mobile 3rd Generation Intel[®] Core[™] i7-3540M, i5-3380M, i5-3340M, i7-3687U, i5-3437U processors Added Mobile Intel[®] Pentium[®] processor family and added Mobile Intel[®] Pentium[®] 2030M processor Added Mobile Intel[®] Celeron[®] processor family and added Mobile Intel[®] Celeron[®] 1037U, 1020M, 1007U, 1000M processors 	January 2013







1 Introduction

The Mobile 3rd Generation Intel[®] Core[™] processor family, Mobile Intel[®] Pentium[®] processor family, and Mobile Intel[®] Celeron[®] processor family are the next generation of 64-bit, multi-core mobile processors built on 22-nanometer process technology. The processor is designed for a two-chip platform. The two-chip platform consists of a processor and a Platform Controller Hub (PCH) and enables higher performance, lower cost, easier validation, and improved x-y footprint. The processor includes Integrated Display Engine, Processor Graphics, and an Integrated Memory Controller. The processor is designed for mobile platforms. The Mobile 3rd Generation Intel[®] Core[™] processor family, Mobile Intel[®] Pentium[®] processor family, and Mobile Intel[®] Celeron[®] processor family offer either 6 or 16 graphic execution units (EUs). The number of EU engines supported may vary between processor SKUs. The processor is offered in a rPGA988B, BGA1224, or BGA1023 package.

The Datasheet provides DC specifications, pinout and signal definitions, interface functional descriptions, thermal specifications, and additional feature information pertinent to the implementation and operation of the processor on its respective platform.

Note: Throughout this document, the Mobile 3rd Generation Intel[®] Core[™] processor family,

Mobile Intel® Pentium® processor family, and Mobile Intel® Celeron® processor family

may be referred to simply as "processor".

Note: Throughout this document, the Mobile 3rd Generation Intel[®] Core[™] processor family,

Mobile Intel® Pentium® processor family, and Mobile Intel® Celeron® processor family

refer to the processors listed in Table 1-1.

Note: Throughout this document, the Intel[®] 6 / 7 Series Chipset Platform Controller Hub may

be referred to as "PCH".


Note: Some processor features are not available on all platforms. Refer to the processor

specification update for details.

Note: The term "MBL" refers to mobile platforms.



Figure 1-1. Mobile Processor Platform





1.1 Processor Feature Details

- Four or two execution cores
- A 32-KB instruction and 32-KB data first-level cache (L1) for each core
- A 256-KB shared instruction / data second-level cache (L2) for each core
- Up to 8-MB shared instruction / data third-level cache (L3), shared among all cores

1.1.1 Supported Technologies

- Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d)
- Intel[®] Virtualization Technology (Intel[®] VT) for IA-32, Intel[®] 64 and Intel[®] Architecture (Intel[®] VT-x)
 Intel[®] Active Management Technology (Intel[®] AMT) 8.0
- Intel[®] Trusted Execution Technology (Intel[®] TXT)
- Intel[®] Streaming SIMD Extensions 4.1 (Intel[®] SSE4.1)
- Intel[®] Streaming SIMD Extensions 4.2 (Intel[®] SSE4.2)
- Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)
- Intel[®] 64 Architecture
- · Execute Disable Bit
- Intel[®] Turbo Boost Technology
- Intel[®] Advanced Vector Extensions (Intel[®] AVX)
- Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)
- PCLMULQDQ Instruction
- RDRAND instruction for random number generation
- SMEP Supervisor Mode Execution Protection
- PAIR Power Aware Interrupt Routing

1.2 Interfaces

1.2.1 System Memory Support

- Two channels of DDR3 / DDR3L / DDR3L-RS memory with Unbuffered Small Outline Dual In-Line Memory Modules (SO-DIMM) with a maximum of two DIMMs per channel
 - Note: 2 DIMMs per channel supported only in Quad-Core rPGA package only
- · Single-channel and dual-channel memory organization modes
- · Data burst length of eight for all memory organization modes
- $\bullet~$ System Memory Interface I/O Voltage of 1.35 V and 1.5 V
- DDR3, DDR3L, and DDR3L-RS DIMMs / DRAMs running at 1.5 V
- DDR3L and DDR3L-RS DIMMs / DRAMS running at 1.35 V
- Support memory configurations that mix DDR3 DIMMs / DRAMs with DDR3L / DDR3L-RS DIMMs / DRAMs running at 1.5 V
- 64-bit wide channels
- Non-ECC, Unbuffered DDR3 / DDR3L / DDR3L-RS SO-DIMMs only
- Theoretical maximum memory bandwidth of:
 - 21.3 GB/s in dual-channel mode assuming DDR3 1333 MT/s
 - 25.6 GB/s in dual-channel mode assuming DDR3 1600 MT/s



- Processor on-die Reference Voltage (VREF) generation for both DDR3 Read (RDVREF) and Write (VREFDQ)
- 1Gb, 2Gb, and 4Gb DDR3 DRAM device technologies are supported
 - Using 4Gb DRAM device technologies, the largest memory capacity possible is 32 GB, assuming Dual Channel Mode with four x8 dual ranked DIMM memory configuration
- Up to 64 simultaneous open pages, 32 per channel (assuming 8 ranks of 8 bank devices)
- Command launch modes of 1N/2N
- On-Die Termination (ODT)
- Asynchronous ODT
- Intel[®] Fast Memory Access (Intel[®] FMA):
 - Just-in-Time Command Scheduling
 - Command Overlap
 - Out-of-Order Scheduling

1.2.2 PCI Express*

- The PCI Express* lanes (PEG[15:0] TX and RX) are fully-compliant to the PCI Express Base Specification, Revision 3.0, including support for 8.0 GT/s transfer speeds.
- PCI Express* supported configurations in mobile products

Configuration	Organization	Mobile	
1	1x8	Graphics, I/O	
1	2x4	Graphics, 1/0	
2	2x8	Graphics, I/O	
3	1x16	Graphics, I/O	

- The port may negotiate down to narrower widths
 - $-\,$ Support for x16/x8/x4/x2/x1 widths for a single PCI Express* mode
- 2.5 GT/s, 5.0 GT/s and 8.0 GT/s PCI Express* frequencies are supported
- Gen1 Raw bit-rate on the data pins Gen 2 Raw bit-rate on the data pins of 5.0 GT/s, resulting in a real bandwidth per pair of 500 MB/s given the 8b/10b encoding used to transmit data across this interface. This also does not account for packet overhead and link maintenance.
- Maximum theoretical bandwidth on the interface of 8 GB/s in each direction simultaneously, for an aggregate of 16 GB/s when x16 Gen 2
- Gen 3 raw bit-rate on the data pins of 8.0 GT/s, resulting in a real bandwidth per pair of 984 MB/s using 128b/130b encoding to transmit data across this interface. This also does not account for packet overhead and link maintenance.
- Maximum theoretical bandwidth on the interface of 16 GB/s in each direction simultaneously, for an aggregate of 32 GB/s when x16 Gen 3
- Hierarchical PCI-compliant configuration mechanism for downstream devices
- Traditional PCI style traffic (asynchronous snooped, PCI ordering)



- PCI Express* extended configuration space. The first 256 bytes of configuration space aliases directly to the PCI Compatibility configuration space. The remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is known as extended configuration space.
- PCI Express* Enhanced Access Mechanism. Accessing the device configuration space in a flat memory mapped fashion.
- · Automatic discovery, negotiation, and training of link out of reset
- Traditional AGP style traffic (asynchronous non-snooped, PCI-X Relaxed ordering)
- Peer segment destination posted write traffic (no peer-to-peer read traffic) in Virtual Channel 0:
 - DMI -> PCI Express* Port 0
 - DMI -> PCI Express* Port 1
 - PCI Express* Port 0 -> DMI
 - PCI Express* Port 1 -> DMI
- 64-bit downstream address format; however, the processor never generates an address above 64 GB (Bits 63:36 will always be zeros)
- 64-bit upstream address format; however, the processor responds to upstream read transactions to addresses above 64 GB (addresses where any of Bits 63:36 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 64 GB will be dropped.
- Re-issues Configuration cycles that have been previously completed with the Configuration Retry status
- PCI Express* reference clock is 100-MHz differential clock
- Power Management Event (PME) functions
- · Dynamic width capability
- Message Signaled Interrupt (MSI and MSI-X) messages
- · Polarity inversion
- Static lane numbering reversal
 - Does not support dynamic lane reversal, as defined (optional) by the PCI Express Base Specification
- Supports Half Swing "low-power / low-voltage" mode

Note: The processor does not support PCI Express* Hot-Plug.

1.2.3 Direct Media Interface (DMI)

- DMI 2.0 support
- · Four lanes in each direction
- 5 GT/s point-to-point DMI interface to PCH is supported
- Raw bit-rate on the data pins of 5.0 Gb/s, resulting in a real bandwidth per pair of 500 MB/s given the 8b/10b encoding used to transmit data across this interface.
 Does not account for packet overhead and link maintenance.
- Maximum theoretical bandwidth on interface of 2 GB/s in each direction simultaneously, for an aggregate of 4 GB/s when DMI x4
- Shares 100-MHz PCI Express* reference clock



- 64-bit downstream address format; however, the processor never generates an address above 64 GB (Bits 63:36 will always be zeros)
- 64-bit upstream address format, but the processor responds to upstream read transactions to addresses above 64 GB (addresses where any of Bits 63:36 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 64 GB will be dropped.
- Supports the following traffic types to or from the PCH:
 - DMI -> DRAM
 - DMI -> processor core (Virtual Legacy Wires (VLWs), Resetwarn, or MSIs only)
 - Processor core -> DMI
- APIC and MSI interrupt messaging support:
 - Message Signaled Interrupt (MSI and MSI-X) messages
- Downstream SMI, SCI and SERR error indication
- Legacy support for ISA regime protocol (PHOLD / PHOLDA) required for parallel port DMA, floppy drive, and LPC bus masters
- DC coupling no capacitors between the processor and the PCH
- · Polarity inversion
- PCH end-to-end lane reversal across the link
- Supports Half Swing "low-power / low-voltage"

1.2.4 Platform Environment Control Interface (PECI)

The PECI is a one-wire interface that provides a communication channel between a PECI client (the processor) and a PECI master. The processor supports the PECI 3.0 Specification.

1.2.5 Processor Graphics

- The Processor Graphics contains a refresh of the seventh generation graphics core enabling substantial gains in performance and lower power consumption. Up to 16 EU support.
- Next Generation Intel Clear Video Technology HD Support is a collection of video playback and enhancement features that improve the end user's viewing experience
 - Encode / transcode HD content
 - Playback of high definition content including Blu-ray Disc*
 - Superior image quality with sharper, more colorful images
 - Playback of Blu-ray disc S3D content using HDMI (V.1.4 with 3D)
- DirectX* Video Acceleration (DXVA) support for accelerating video processing
 - Full AVC/VC1/MPEG2 HW Decode
- Advanced Scheduler 2.0, 1.0, XPDM support
- Windows* 7, Windows* XP, OSX, Linux OS Support
 DirectX* 11, DirectX* 10.1, DirectX* 10, DirectX* 9 support
- OpenGL* 3.0 support



1.2.6 Embedded DisplayPort* (eDP*)

• Stand alone dedicated port (unlike two generations ago that shared pins with PCIe interface)

1.2.7 Intel[®] Flexible Display Interface (Intel[®] FDI)

- For SKUs with graphics, carries display traffic from the Processor Graphics in the processor to the legacy display connectors in the PCH
- Based on DisplayPort standard
- The two Intel FDI links are capable of being configured to support three independent channels, one for each display pipeline
- There are two Intel FDI channels, each one consists of four unidirectional downstream differential transmitter pairs:
 - Scalable down to 3X, 2X, or 1X based on actual display bandwidth requirements
 - Fixed frequency 2.7 GT/s data rate
- Two sideband signals for display synchronization:
 - FDI_FSYNC and FDI_LSYNC (Frame and Line Synchronization)
- One Interrupt signal used for various interrupts from the PCH:
 - FDI INT signal shared by both Intel FDI Links
- PCH supports end-to-end lane reversal across both links
- Common 100-MHz reference clock

1.3 Power Management Support

1.3.1 Processor Core

- Full support of ACPI C-states as implemented by the following processor C-states:
 C0, C1, C1E, C3, C6, C7
- Enhanced Intel SpeedStep Technology

1.3.2 **System**

• S0, S3, S4, S5

1.3.3 Memory Controller

- Conditional self-refresh (Intel[®] Rapid Memory Power Management (Intel[®] RMPM))
- Dynamic power down

1.3.4 PCI Express*

• L0s and L1 ASPM power management capability

1.3.5 Direct Media Interface (DMI)

• L0s and L1 ASPM power management capability



1.3.6 Processor Graphics Controller (GT)

- Intel[®] Rapid Memory Power Management (Intel[®] RMPM) CxSR
- Intel[®] Graphics Performance Modulation Technology (Intel[®] GPMT)
- Intel[®] Smart 2D Display Technology (Intel[®] S2DDT)
- Graphics Render C-State (RC6)
- Intel Seamless Display Refresh Rate Switching with eDP port

1.3.7 Thermal Management Support

- · Digital Thermal Sensor
- Intel Adaptive Thermal Monitor
- THERMTRIP# and PROCHOT# support
- On-Demand Mode
- Open and Closed Loop Throttling
- Memory Thermal Throttling
- External Thermal Sensor (TS-on-DIMM and TS-on-Board)
- Render Thermal Throttling
- Fan speed control with DTS

1.4 Processor Family SKU Definition

Table 1-1. Mobile 3rd Generation Intel[®] Core[™] Processor Family, Mobile Intel[®] Pentium[®] Processor Family, and Mobile Intel[®] Celeron[®] Processor Family SKUs (Sheet 1 of 2)

Processor Number	TDP (W)	IA LFM / LPM Frequency	IA Frequency Range	GT Frequency Range	T _{jMAX} (°C)
i7-3940XM	55 (Down 45, Up 65)	1200 MHz	3.0 GHz up to 3.9 GHz	650 MHz up to 1.35 GHz	105
i7-3920XM	55 (Down:45;Up:65)	1900 MHz (LPM enabled)	2.9 GHz up to 3.8 GHz	650 MHz up to 1300 MHz	105
i7-3840QM	45	1200 MHz	2.8 GHz up to 3.8 GHz	650 MHZ up to 1.3 GHz	105
i7-3820QM	45	1200 MHz	2.7 GHz up to 3.7 GHz	650 MHz up to 1250 MHz	105
i7-3740QM	45	1200 MHz	2.7 GHz up to 3.7 GHz	650 MHz up to 1.3 GHz	105
i7-3720QM	45	1200 MHz	2.6 GHz up to 3.6 GHz	650 MHz up to 1250 MHz	105
i7-3687U	17	800 MHz	2.1 GHz up to 3.3 GHz	650 MHz up to 1200 MHz	105
i7-3540M	35	1200 MHz	3.0 GHz up to 3.7 GHz	650 MHz up to 1200 MHz	105
i7-3537U	17	800 MHz	2.0 GHz up to 3.1 GHz	350 MHz up to 1200 MHz	105
i7-3520M	35	1200 MHz	2.9 GHz up to 3.6 GHz	650 MHz up to 1250 MHz	105
i5-3437U	17	800 MHz	1.9 GHz up to 2.9 GHz	650 MHz up to 1200 MHz	105
i5-3380M	35	1200 MHz	2.9 GHz up to 3.6 GHz	650 MHz up to 1250 MHz	105
i5-3360M	35	1200 MHz	2.8 GHz up to 3.5 GHz	650 MHz up to 1200 MHz	105
i5-3340M	35	1200 MHz	2.7 GHz up to 3.4 GHz	650 MHz up to 1250 MHz	105
i5-3320M	35	1200 MHz	2.6 GHz up to 3.3 GHz	650 MHz up to 1200 MHz	105



Table 1-1. Mobile 3rd Generation Intel[®] Core[™] Processor Family, Mobile Intel[®] Pentium[®] Processor Family, and Mobile Intel[®] Celeron[®] Processor Family SKUs (Sheet 2 of 2)

Processor Number	TDP (W)	IA LFM / LPM Frequency	IA Frequency Range	GT Frequency Range	T _{jMAX} (°C)
i5-3230M	35	1200 MHz	2.6 GHz up to 3.2 GHz	650 MHz up to 1150 MHz	105
i7-3667U	17 (Down:14;Up:25)	800 MHz (LPM enabled)	2 GHz up to 3.2 GHz	350 MHz up to 1150 MHz	105
i5-3427U	17 (Down:14;Up:25)	800 MHz (LPM enabled)	1.8 GHz up to 2.8 GHz	350 MHz up to 1150 MHz	105
i3-3130M	35	1200 MHz	2.6 GHz	650 MHz up to 1100 MHz	105
i3-3227U	17	800 MHz	1.9 GHz	350 MHz up to 1100 MHz	105
2030M	35	1200 MHz	2.5 GHz	650 MHz up to 1100 MHz	105
1020M	35	1200 MHz	2.1 GHz	650 MHz up to 1000 MHz	105
1037U	17	800 MHz	1.8 GHz	350 MHz up to 1000 MHz	105
1000M	35	1200 MHz	1.8 GHz	650 MHz up to 1000 MHz	105
1007U	17	800 MHz	1.5 GHz	350 MHz up to 1000 MHz	105

1.5 Package

The processor is available on two packages:


- A 37.5 x 37.5 mm rPGA package (rPGA988B)
- A 31 x 24 mm BGA package (BGA1023 for dual-core processors or BGA1224 for quad-core processors)



1.6 Processor Compatibility

The Mobile 3rd Generation Intel[®] CoreTM processor family, Mobile Intel[®] Pentium[®] processor family, and Mobile Intel[®] Celeron[®] processor family have specific platform requirements that differentiate it from a 2nd Generation Intel[®] CoreTM processor family mobile processor and Intel[®] Celeron[®] processor family mobile. Platforms intending to support both processor families need to address the platform compatibility requirements detailed in Figure 1-2.

Figure 1-2. Mobile Processor Compatibility Diagram



Notes:

- 2G_Core = 2nd Generation Intel[®] Core[™] processor family mobile and Intel[®] Celeron[®] processor family mobile
- 3G_Core = Mobile 3rd Generation Intel® Core™ processor family, Mobile Intel® Pentium® processor family, and Mobile Intel® Celeron® processor family



1.7 Terminology

Table 1-2. Terminology (Sheet 1 of 3)

Term	Description
ACPI	Advanced Configuration and Power Interface
ADB	Automatic Display Brightness
APD	Active Power Down
ASPM	Active State Power Management
BGA	Ball Grid Array
BLT	Block Level Transfer
CLTT	Closed Loop Thermal Throttling
CRT	Cathode Ray Tube
cTDP	Configurable Thermal Design Power
DDDR3L-RS	DDR3L Reduced Standby Power
DDR3	Third-generation Double Data Rate SDRAM memory technology
DDR3L	DDR3 Low Voltage
DMA	Direct Memory Access
DMI	Direct Media Interface
DP	DisplayPort*
DPST	Display Power Savings Technology
DTS	Digital Thermal Sensor
EC	Embedded Controller
ECC	Error Correction Code
eDP*	Embedded DisplayPort*
Enhanced Intel [®] SpeedStep [®] Technology	Technology that provides power management capabilities to laptops.
EPG	Electrical Power Gating
EU	Execution Unit
Execute Disable Bit	The Execute Disable bit allows memory to be marked as executable or non-executable, when combined with a supporting operating system. If code attempts to run in non-executable memory the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can thus help improve the overall security of the system. See the Intel® 64 and IA-32 Architectures Software Developer's Manuals for more detailed information.
HDMI*	High Definition Multimedia Interface
HFM	High Frequency Mode
IMC	Integrated Memory Controller
Intel [®] 64 Technology	64-bit memory extensions to the IA-32 architecture
Intel [®] DPST	Intel® Display Power Saving Technology
Intel [®] FDI	Intel [®] Flexible Display Interface
Intel [®] TXT	Intel® Trusted Execution Technology
Intel [®] Virtualization Technology	Processor virtualization which when used in conjunction with Virtual Machine Monitor software enables multiple, robust independent software environments inside a single platform.



Table 1-2. Terminology (Sheet 2 of 3)

Term	Description
Intel [®] VT-d	Intel [®] Virtualization Technology (Intel [®] VT) for Directed I/O. Intel VT-d is a hardware assist, under system software (Virtual Machine Manager or operating system) control, for enabling I/O device virtualization. Intel VT-d also brings robust security by providing protection from errant DMAs by using DMA remapping, a key feature of Inte VT-d.
IOV	I/O Virtualization
ISA	Industry Standard Architecture. This is a legacy computer bus standard for IBM PC compatible computers.
ITPM	Integrated Trusted Platform Module
LCD	Liquid Crystal Display
LFM	Low Frequency Mode
LPC	Low Pin Count
LPM	Low Power Mode
LVDS	Low Voltage Differential Signaling. A high speed, low power data transmission standard used for display connections to LCD panels.
MSI	Message Signaled Interrupt
NCTF	Non-Critical to Function. NCTF locations are typically redundant ground or non-critical reserved, so the loss of the solder joint continuity at end of life conditions will not affect the overall product functionality.
ODT	On-Die Termination
PAIR	Power Aware Interrupt Routing
РСН	Platform Controller Hub. The chipset with centralized platform capabilities including the main I/O interfaces along with display connectivity, audio features, power management, manageability, security and storage features.
PECI	Platform Environment Control Interface.
PEG	PCI Express* Graphics. External Graphics using PCI Express* Architecture. A high-speed serial interface whose configuration is software compatible with the existing PCI specifications.
PGA	Pin Grid Array
PLL	Phase Lock Loop
PME	Power Management Event
PPD	Precharged Power Down
Processor	The 64-bit, single-core or multi-core component (package).
Processor Core	The term "processor core" refers to Si die itself that can contain multiple execution cores. Each execution core has an instruction cache, data cache, and 256-KB L2 cache. All execution cores share the L3 cache.
Processor Graphics	Intel Processor Graphics
Rank	A unit of DRAM corresponding four to eight devices in parallel, ignoring ECC. These devices are usually, but not always, mounted on a single side of a SO-DIMM.
SCI	System Control Interrupt. Used in ACPI protocol.
Intel SDRRS Technology	Intel Seamless Display Refresh Rate Switching Technology
SMEP	Supervisor Mode Execution Protection
Storage Conditions	A non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor landings should not be connected to any supply voltages, have any I/Os biased or receive any clocks. Upon exposure to "free air" (that is, unsealed packaging or a device removed from packaging material) the processor must be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.



Table 1-2. Terminology (Sheet 3 of 3)

Term	Description
SVID	Serial Voltage IDentification interface
TAC	Thermal Averaging Constant
TAP	Test Access Point
TCC	Thermal Control Circuit
TDC	Thermal Design Current
TDP	Thermal Design Power
TLP	Transaction Layer Packet
V _{AXG}	Graphics core power supply
V _{CC}	Processor core power supply
V _{CCIO}	High Frequency I/O logic power supply
V _{CCPLL}	PLL power supply
V _{CCSA}	System Agent (memory controller, DMI, PCIe controllers, and display engine) power supply
V _{DDQ}	DDR3 power supply
VGA	Video Graphics Array
VID	Voltage Identification
VLD	Variable Length Decoding
VLW	Virtual Legacy Wire
VR	Voltage Regulator
V _{SS}	Processor ground
VTS	Virtual Temperature Sensor
x1	Refers to a Link or Port with one Physical Lane.
x16	Refers to a Link or Port with sixteen Physical Lanes.
x4	Refers to a Link or Port with four Physical Lanes.
x8	Refers to a Link or Port with eight Physical Lanes.



1.8 Related Documents

Table 1-3. Related Documents

Document	Document Number / Location		
Mobile 3rd Generation Intel [®] Core™ Processor Family, Intel [®] Pentium [®] Processor Family, and Intel [®] Celeron [®] Processor Family Datasheet, Volume 2	326769		
Mobile 3rd Generation Intel [®] Core [™] Processor Family, Intel [®] Pentium [®] Processor Family, and Intel [®] Celeron [®] Processor Family Specification Update	326770		
Advanced Configuration and Power Interface Specification 3.0	http://www.acpi.info/		
PCI Local Bus Specification 3.0	http://www.pcisig.com/speci fications		
PCI Express* Base Specification 2.0	http://www.pcisig.com		
DDR3 SDRAM Specification	http://www.jedec.org		
DisplayPort* Specification	http://www.vesa.org		
Intel® 64 and IA-32 Architectures Software Developer's Manuals	http://www.intel.com/produ cts/processor/manuals/inde x.htm		
Volume 1: Basic Architecture	253665		
Volume 2A: Instruction Set Reference, A-M	253666		
Volume 2B: Instruction Set Reference, N-Z	253667		
Volume 3A: System Programming Guide	253668		
Volume 3B: System Programming Guide	253669		

 $\textit{Note:} \quad \text{Contact your Intel representative for the latest revision of this item.}$





2 Interfaces

This chapter describes the interfaces supported by the processor.

2.1 System Memory Interface

2.1.1 System Memory Technology Supported

The Integrated Memory Controller (IMC) supports DDR3 / DDR3L / DDR3L-RS protocols with two independent, 64-bit wide channels, each accessing one or two DIMMs. The IMC supports one or two, unbuffered non-ECC DDR3 DIMM per-channel; thus, allowing up to four device ranks per-channel.

Note: The processor supports only JEDEC approved memory modules and devices.

Note: 2 DIMMs per channel supported only in Quad-Core rPGA package.

Table 2-1. Processor Mobile DIMM Support Summary by Product

Processor Cores	Package	DIMM per Channel	DDR3 / DDR3L / DDR3L-RS at 1.5 V	DDR3L / DDR3L-RS at 1.35 V	
Dual Core, Quad Core	rPGA, BGA	1 DPC	1333/1600	1333/1600	
Quad Core	Quad Core rPGA 2 DP		1333/1600	1333	

- DDR3 / DDR3L / DDR3L-RS at 1.5 V Data Transfer Rates
 - 1333 MT/s (PC3-10600), 1600 MT/s (PC3-12800)
- DDR3L / DDR3L-RS at 1.35 V Data Transfer Rates
 - 1333 MT/s (PC3-10600), 1600 MT/s (PC3-12800)
- DDR3 / DDR3L / DDR3L-RS DRAM Device Technology
 - Standard 1-Gb, 2-Gb, and 4-Gb technologies and addressing are supported for x16 and x8 devices. There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.



Table 2-2. Supported DDR3 / DDR3L / DDR3L-RS SO-DIMM Module Configurations

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Physical Device Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
Α	2 GB	2 Gb	128 M x 16	8	2	14/10	8	8K
	4 GB	4 Gb	256 M x 16	8	2	15/10	8	8K
	1 GB	1 Gb	128 M x 8	8	1	14/10	8	8K
В	2 GB	2 Gb	256 M x 8	8	1	15/10	8	8K
	4 GB	4 Gb	512 M x 8	8	1	16/10	8	8K
С	1 GB	2 Gb	128 M x 16	4	1	14/10	8	8K
	2 GB	4 Gb	256 M x 16	4	1	15/10	8	8K
	2 GB	1 Gb	128 M x 8	16	2	14/10	8	8K
F	4 GB	2 Gb	256 M x 8	16	2	15/10	8	8K
	8 GB	4 Gb	512 M x 8	16	2	16/ 10	8	8K

Note:

Table 2-3. Supported Maximum Memory Size Per DIMM

Platform			Max Size	Max Size Per Configuration [GB]				
	Package	Memory	per DIMM [GB]	1 Ch 1 DPC	1 Ch 2 DPC	2 Ch 1 DPC	2 Ch 2 DPC	
		SODIMM RC A	4	4	8	8	16	
Mobile	rPGA	SODIMM RC B	4	4	8	8	16	
Морше		SODIMM RC C	2	2	4	4	8	
		SODIMM RC F	8	8	16	16	32	
	BGA	SODIMM RC A	4	4	N/A	8	N/A	
Mobile SFF		SODIMM RC B	4	4	N/A	8	N/A	
Mobile 311		SODIMM RC C	2	2	N/A	4	N/A	
		SODIMM RC F	8	8	N/A	16	N/A	
	BGA	MD like RC A	4	4	N/A	8	N/A	
Mobile SFF Memory Down		MD like RC B	4	4	N/A	8	N/A	
		MD like RC C	2	2	N/A	4	N/A	
		MD like RC F		8	8	N/A	16	N/A

2.1.2 System Memory Timing Support

The IMC supports the following Speed Bins, CAS Write Latency (CWL), and command signal mode timings on the main memory interface:

- tCL = CAS Latency
- tRCD = Activate Command to READ or WRITE Command delay
- tRP = PRECHARGE Command Period
- CWL = CAS Write Latency
- Command Signal modes = 1N indicates a new command may be issued every clock and 2N indicates a new command may be issued every 2 clocks. Command launch mode programming depends on the transfer rate and memory configuration.

^{1.} System memory configurations are based on availability and are subject to change.



Table 2-4. DDR3 / DDR3L / DDR3L-RS at 1.5 V System Memory Timing Support

Segment	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC	CMD Mode	Notes ¹						
	1333	9	9	9	7	1	1N/2N							
Extreme Edition (XE) and	1555	9				2	2N							
Quad Core SV	1600	0 11	11	11	8	1	1N/2N							
		1000	1000	1000	1000	1000	1000	1000	1000	11			0	2
Dual Core Standard Voltage (SV) & Ultra	1333	9	9	9	7	1	1N/2N							
	1600	11	11	11	8	1	1N/2N							

Note:

Table 2-5. DDR3L / DDR3L-RS System Memory Timing Support

Segment	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC	CMD Mode	Notes ¹
	1333	9	9 9	9	7	1	1N/2N	
Extreme Edition (XE) and Quad Core SV	1555	9				2	2N	
	1600	1600 11	11	11	8	1	1N/2N	
						2	2N	
Dual Core Standard Voltage (SV) and Ultra	1333	9	9	9	7	1	1N/2N	
	1600	11	11	11	8	1	1N/2N	

Note:

2.1.3 System Memory Organization Modes

The IMC supports two memory organization modes, single-channel and dual-channel. Depending upon how the DIMM Modules are populated in each memory channel, a number of different configurations can exist.

2.1.3.1 Single-Channel Mode

In this mode, all memory cycles are directed to a single-channel. Single-channel mode is used when either Channel A or Channel B DIMM connectors are populated in any order, but not both.

2.1.3.2 Dual-Channel Mode – Intel® Flex Memory Technology Mode

The IMC supports Intel Flex Memory Technology Mode. Memory is divided into a symmetric and a asymmetric zone. The symmetric zone starts at the lowest address in each channel and is contiguous until the asymmetric zone begins or until the top address of the channel with the smaller capacity is reached. In this mode, the system runs with one zone of dual-channel mode and one zone of single-channel mode, simultaneously, across the whole memory array.

^{1.} System memory timing support is based on availability and is subject to change.


^{1.} System memory timing support is based on availability and is subject to change.



Note:

Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size must be greater or equal to channel B size.

Figure 2-1. Intel® Flex Memory Technology Operation



2.1.3.2.1 Dual-Channel Symmetric Mode

Dual-Channel Symmetric mode, also known as interleaved mode, provides maximum performance on real world applications. Addresses are ping-ponged between the channels after each cache line (64-byte boundary). If there are two requests, and the second request is to an address on the opposite channel from the first, that request can be sent before data from the first request has returned. If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are ensured to be on opposite channels. Use Dual-Channel Symmetric mode when both Channel A and Channel B DIMM connectors are populated in any order, with the total amount of memory in each channel being the same.

When both channels are populated with the same memory capacity and the boundary between the dual channel zone and the single channel zone is the top of memory, the IMC operates completely in Dual-Channel Symmetric mode.

Note: The DRAM device technology and width may vary from one channel to the other.

2.1.4 Rules for Populating Memory Slots

In all System Memory Organization Modes, the frequency and latency timings of the system memory is the lowest supported frequency and slowest supported latency timings of all memory DIMM modules placed in the system, as determined through the SPD registers.



2.1.5 Technology Enhancements of Intel[®] Fast Memory Access (Intel[®] FMA)

The following sections describe the Just-in-Time Scheduling, Command Overlap, and Out-of-Order Scheduling Intel FMA technology enhancements.

2.1.5.1 Just-in-Time Command Scheduling

The memory controller has an advanced command scheduler where all pending requests are examined simultaneously to determine the most efficient request to be issued next. The most efficient request is picked from all pending requests and issued to system memory Just-in-Time to make optimal use of Command Overlapping. Thus, instead of having all memory access requests go individually through an arbitration mechanism forcing requests to be executed one at a time, they can be started without interfering with the current request allowing for concurrent issuing of requests. This allows for optimized bandwidth and reduced latency while maintaining appropriate command spacing to meet system memory protocol.

2.1.5.2 Command Overlap

Command Overlap allows the insertion of the DRAM commands between the Activate, Precharge, and Read/Write commands normally used, as long as the inserted commands do not affect the currently executing command. Multiple commands can be issued in an overlapping manner, increasing the efficiency of system memory protocol.

2.1.5.3 Out-of-Order Scheduling

While leveraging the Just-in-Time Scheduling and Command Overlap enhancements, the IMC continuously monitors pending requests to system memory for the best use of bandwidth and reduction of latency. If there are multiple requests to the same open page, these requests would be launched in a back to back manner to make optimum use of the open memory page. This ability to reorder requests on the fly allows the IMC to further reduce latency and increase bandwidth efficiency.

2.1.6 Data Scrambling

The memory controller incorporates a DDR3 Data Scrambling feature to minimize the impact of excessive di/dt on the platform DDR3 VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random. Rather, it can have energy concentrated at specific spectral harmonics creating high di/dt that is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result the memory controller uses a data scrambling feature to create pseudo-random patterns on the DDR3 data bus to reduce the impact of any excessive di/dt.

2.1.7 DRAM Clock Generation

Every supported DIMM has two differential clock pairs. There are total of four clock pairs driven directly by the processor to two DIMMs.



2.1.8 DDR3 Reference Voltage Generation

The processor memory controller has the capability of generating the DDR3 Reference Voltage (VREF) internally for both read (RDVREF) and write (VREFDQ) operations. The generated VREF can be changed in small steps, and an optimum VREF value is determined for both during a cold boot through advanced DDR3 training procedures in order to provide the best voltage and signal margins.

2.2 PCI Express* Interface

This section describes the PCI Express interface capabilities of the processor. See the PCI Express Base Specification for details of PCI Express.

The processor has one PCI Express controller that can support one external x16 PCI Express Graphics Device. The primary PCI Express Graphics port is referred to as PEG 0.

2.2.1 PCI Express* Architecture


Compatibility with the PCI addressing model is maintained to ensure that all existing applications and drivers may operate unchanged.

The PCI Express configuration uses standard mechanisms as defined in the PCI Plug-and-Play specification. The processor external graphics ports support Gen 3 speed as well. At 8 GT/s, Gen 3 operation results in twice as much bandwidth per lane as compared to Gen 2 operation. The 16-lane PCI Express* graphics port can operate at either 2.5 GT/s, 5 GT/s, or 8 GT/s.

PCI Express* Gen 3 uses a 128/130b encoding scheme, eliminating nearly all of the overhead of the 8b/10b encoding scheme used in Gen 1 and Gen 2 operation.

The PCI Express architecture is specified in three layers – Transaction Layer, Data Link Layer, and Physical Layer. The partitioning in the component is not necessarily along these same boundaries. Refer to Figure 2-2 for the PCI Express layering diagram.


Figure 2-2. PCI Express* Layering Diagram





PCI Express uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. As the transmitted packets flow through the other layers, they are extended with additional information necessary to handle packets at those layers. At the receiving side, the reverse process occurs and packets get transformed from their Physical Layer representation to the Data Link Layer representation and finally (for Transaction Layer Packets) to the form that can be processed by the Transaction Layer of the receiving device.

Figure 2-3. Packet Flow Through the Layers



2.2.1.1 Transaction Layer

The upper layer of the PCI Express architecture is the Transaction Layer. The Transaction Layer's primary responsibility is the assembly and disassembly of Transaction Layer Packets (TLPs). TLPs are used to communicate transactions, such as read and write, as well as certain types of events. The Transaction Layer also manages flow control of TLPs.

2.2.1.2 Data Link Layer

The middle layer in the PCI Express stack, the Data Link Layer, serves as an intermediate stage between the Transaction Layer and the Physical Layer. Responsibilities of Data Link Layer include link management, error detection, and error correction.

The transmission side of the Data Link Layer accepts TLPs assembled by the Transaction Layer, calculates and applies data protection code and TLP sequence number, and submits them to Physical Layer for transmission across the Link. The receiving Data Link Layer is responsible for checking the integrity of received TLPs and for submitting them to the Transaction Layer for further processing. On detection of TLP error(s), this layer is responsible for requesting retransmission of TLPs until information is correctly received, or the Link is determined to have failed. The Data Link Layer also generates and consumes packets which are used for Link management functions.

2.2.1.3 Physical Layer


The Physical Layer includes all circuitry for interface operation, including driver and input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), clock recovery circuits and impedance matching circuitry. It also includes logical functions related to interface initialization and maintenance. The Physical Layer exchanges data with the Data Link Layer in an implementation-specific format, and is responsible for converting this to an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the remote device.



2.2.2 PCI Express* Configuration Mechanism

The PCI Express (external graphics) link is mapped through a PCI-to-PCI bridge structure.

Figure 2-4. PCI Express* Related Register Structures in the Processor



PCI Express extends the configuration space to 4096 bytes per-device/function, as compared to 256 bytes allowed by the *Conventional PCI Specification*. PCI Express configuration space is divided into a PCI-compatible region (that consists of the first 256 bytes of a logical device's configuration space) and an extended PCI Express region (that consists of the remaining configuration space). The PCI-compatible region can be accessed using either the mechanisms defined in the PCI specification or using the enhanced PCI Express configuration access mechanism described in the PCI Express Enhanced Configuration Mechanism section.

The PCI Express Host Bridge is required to translate the memory-mapped PCI Express configuration space accesses from the host processor to PCI Express configuration cycles. To maintain compatibility with PCI configuration addressing mechanisms, it is recommended that system software access the enhanced configuration space using 32-bit operations (32-bit aligned) only. See the *PCI Express Base Specification* for details of both the PCI-compatible and PCI Express Enhanced configuration mechanisms and transaction rules.




2.2.3 PCI Express* Graphics

The external graphics attach (PEG) on the processor is a single, 16-lane (x16) port. The PEG port is being designed to be compliant with the *PCI Express Base Specification*, *Revision 3.0.*

2.2.3.1 PCI Express* Lanes Connection

Figure 2-5 demonstrates the PCIe lanes mapping.

Figure 2-5. PCI Express* Typical Operation 16 Lanes Mapping





2.3 Direct Media Interface (DMI)

Direct Media Interface (DMI) connects the processor and the PCH. Next generation DMI 2.0 is supported.

Note: Only DMI x4 configuration is supported.

2.3.1 DMI Error Flow

DMI can only generate SERR in response to errors, never SCI, SMI, MSI, PCI INT, or GPE. Any DMI related SERR activity is associated with Device 0.

2.3.2 Processor / PCH Compatibility Assumptions

The processor is compatible with the Intel 7 Series Chipset PCH products.

2.3.3 DMI Link Down

The DMI link going down is a fatal, unrecoverable error. If the DMI data link goes to data link down, after the link was up, then the DMI link hangs the system by not allowing the link to retrain to prevent data corruption. This link behavior is controlled by the PCH.

Downstream transactions that had been successfully transmitted across the link prior to the link going down may be processed as normal. No completions from downstream, non-posted transactions are returned upstream over the DMI link after a link down event.




2.4 Processor Graphics Controller (GT)

New Graphics Engine Architecture includes 3D compute elements, Multi-format hardware assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior high definition playback, video quality, and improved 3D performance and Media.

The Display Engine handles delivering the pixels to the screen, and is the primary channel interface for display memory accesses and "PCI-like" traffic in and out.

Figure 2-6. Processor Graphics Controller Unit Block Diagram



2.4.1 3D and Video Engines for Graphics Processing

The 3D graphics pipeline architecture simultaneously operates on different primitives or on different portions of the same primitive. All the cores are fully programmable, increasing the versatility of the 3D Engine. The Gen 7.0 3D engine provides the following performance and power-management enhancements:

- Up to 16 Execution units (EUs)
- Hierarchal-Z
- · Video quality enhancements

2.4.1.1 3D Engine Execution Units

- Supports up to 16 EUs. The EUs perform 128-bit wide execution per clock
- Support SIMD8 instructions for vertex processing and SIMD16 instructions for pixel processing



2.4.1.2 3D Pipeline

2.4.1.2.1 Vertex Fetch (VF) Stage

The VF stage executes 3DPRIMITIVE commands. Some enhancements have been included to better support legacy D3D APIs as well as SGI OpenGL*.

2.4.1.2.2 Vertex Shader (VS) Stage

The VS stage performs shading of vertices output by the VF function. The VS unit produces an output vertex reference for every input vertex reference received from the VF unit, in the order received.

2.4.1.2.3 Geometry Shader (GS) Stage

The GS stage receives inputs from the VS stage. Compiled application-provided GS programs, specifying an algorithm to convert the vertices of an input object into some output primitives. For example, a GS shader may convert lines of a line strip into polygons representing a corresponding segment of a blade of grass centered on the line. Or it could use adjacency information to detect silhouette edges of triangles and output polygons extruding out from the edges.

2.4.1.2.4 Clip Stage

The Clip stage performs general processing on incoming 3D objects. However, it also includes specialized logic to perform a Clip Test function on incoming objects. The Clip Test optimizes generalized 3D Clipping. The Clip unit examines the position of incoming vertices, and accepts/rejects 3D objects based on its Clip algorithm.

2.4.1.2.5 Strips and Fans (SF) Stage

The SF stage performs setup operations required to rasterize 3D objects. The outputs from the SF stage to the Windower stage contain implementation-specific information required for the rasterization of objects and also supports clipping of primitives to some extent.

2.4.1.2.6 Windower/IZ (WIZ) Stage

The WIZ unit performs an early depth test, which removes failing pixels and eliminates unnecessary processing overhead.

The Windower uses the parameters provided by the SF unit in the object-specific rasterization algorithms. The WIZ unit rasterizes objects into the corresponding set of pixels. The Windower is also capable of performing dithering, whereby the illusion of a higher resolution when using low-bpp channels in color buffers is possible. Color dithering diffuses the sharp color bands seen on smooth-shaded objects.

2.4.1.3 Video Engine

The video engine is part of the Intel Processor Graphics for image processing, play-back and transcode of Video applications. The Processor Graphics video engine has a dedicated fixed hardware pipe-line for high quality decode and encode of media content. This engine supports Full hardware acceleration for decode of AVC/H.264, VC-1 and MPEG -2 contents along with encode of MPEG-2 and AVC/H.264 apart from various video processing features. The new Processor Graphics Video engine adds support for processing features such as frame rate conversion, image stabilization, and gamut conversion.



2.4.1.4 2D Engine

The Display Engine fetches the raw data from the memory, puts the data into a stream, converts the data into raw pixels, organizes pixels into images, blends different planes into a single image, encodes the data, and sends the data out to the display device.

The Display Engine executes its functions with the help of three main functional blocks – Planes, Pipes, and Ports, except for eDP. The Planes and Pipes are in the processor while the Ports reside in the PCH. Intel FDI connects the display engine in the processor with the Ports in the PCH. The 2D Engine adds a new display pipe C that enables support for three simultaneous and concurrent display configurations.

2.4.1.4.1 Processor Graphics Registers

The 2D registers consists of original VGA registers and others to support graphics modes that have color depths, resolutions, and hardware acceleration features that go beyond the original VGA standard.

2.4.1.4.2 Logical 128-Bit Fixed BLT and 256 Fill Engine

This BLT engine accelerates the GUI of Microsoft Windows* operating systems. The 128-bit BLT engine provides hardware acceleration of block transfers of pixel data for many common Windows operations. The BLT engine can be used for the following:

- · Move rectangular blocks of data between memory locations
- · Data alignment
- To perform logical operations (raster ops)

The rectangular block of data does not change, as it is transferred between memory locations. The allowable memory transfers are between cacheable system memory and frame buffer memory, frame buffer memory and frame buffer memory, and within system memory. Data to be transferred can consist of regions of memory, patterns, or solid color fills. A pattern is always 8×8 pixels wide and may be 8, 16, or 32 bits per pixel.

The BLT engine expands monochrome data into a color depth of 8, 16, or 32 bits. BLTs can be either opaque or transparent. Opaque transfers move the data specified to the destination. Transparent transfers compare destination color to source color and write according to the mode of transparency selected.

Data is horizontally and vertically aligned at the destination. If the destination for the BLT overlaps with the source memory location, the BLT engine specifies which area in memory to begin the BLT transfer. Hardware is included for all 256 raster operations (source, pattern, and destination) defined by Microsoft, including transparent BLT.

The BLT engine has instructions to invoke BLT and stretch BLT operations, permitting software to set up instruction buffers and use batch processing. The BLT engine can perform hardware clipping during BLTs.




2.4.2 Processor Graphics Display

The Processor Graphics controller display pipe can be broken down into three components:

- Display Planes
- Display Pipes
- Embedded DisplayPort* and Intel® FDI

Figure 2-7. Processor Display Block Diagram



2.4.2.1 Display Planes

A display plane is a single displayed surface in memory and contains one image (desktop, cursor, overlay). It is the portion of the display hardware logic that defines the format and location of a rectangular region of memory that can be displayed on display output device and delivers that data to a display pipe. This is clocked by the Core Display Clock.

2.4.2.1.1 Primary Planes A, B, and C

Planes A, B, and C are the main display planes and are associated with Pipes A, B, and C respectively.

2.4.2.1.2 Sprite A, B, and C

Sprite A and Sprite B are planes optimized for video decode, and are associated with Planes A and B respectively. Sprite A and B are also double-buffered.

2.4.2.1.3 Cursors A, B, and C

Cursors A and B are small, fixed-sized planes dedicated for mouse cursor acceleration, and are associated with Planes A and B respectively. These planes support resolutions up to 256×256 each.

2.4.2.1.4 Video Graphics Array (VGA)

VGA is used for boot, safe mode, legacy games, and so on. It can be changed by an application without operating system/driver notification, due to legacy requirements.



2.4.2.2 Display Pipes

The display pipe blends and synchronizes pixel data received from one or more display planes and adds the timing of the display output device upon which the image is displayed.

The display pipes A, B, and C operate independently of each other at the rate of 1 pixel per clock. They can attach to any of the display ports. Each pipe sends display data to eDP or to the PCH over the Intel Flexible Display Interface (Intel FDI).

2.4.2.3 Display Ports

The display ports consist of output logic and pins that transmit the display data to the associated encoding logic and send the data to the display device (that is, LVDS, HDMI*, DVI, SDVO, and so on). All display interfaces connecting external displays are now repartitioned and driven from the PCH with the exception of the eDP DisplayPort. Refer to the PCH datasheet for more details on display port support.

2.4.2.4 Embedded DisplayPort* (eDP*)

The Processor Graphics supports the Embedded Display Port (eDP) interface, intended for display devices that are integrated into the system (such as laptop LCD panel). DisplayPort consolidates internal and external connection methods to reduce device complexity, support cross industry applications, and provide performance scalability. The eDP interface supports link-speeds of 1.62 Gbps and 2.7 Gbps on 1, 2, or 4 data lanes. The eDP supports -0.5% SSC and non-SSC clock settings.

The eDP on the processor is compliant with VESA DP specification 1.1a, except the electrical parameters that appear in Table 7-14, "Embedded DisplayPort* DC Specifications". The eDP interface supports Alternate Scrambler Seed Reset (ASSR) for eDP display authentication; thereby, enabling secure transfer of protected content over the cable to sink device.

2.4.3 Intel[®] Flexible Display Interface (Intel[®] FDI)

The Intel Flexible Display Interface (Intel FDI) is a proprietary link for carrying display traffic from the Processor Graphics controller to the PCH display I/Os. Intel FDI supports two or three independent channels – one for pipe A, one for pipe B, and one for Pipe C.

Channels A and B have a maximum of four transmit (Tx) differential pairs used for transporting pixel and framing data from the display engine in two display configurations. In three display configurations Channel A has 4 transmit (Tx) differential pairs while Channel B and C have two transmit (Tx) differential pairs.

- Each channel has four transmit (Tx) differential pairs used for transporting pixel and framing data from the display engine
- Each channel has one single-ended LineSync and one FrameSync input (1-V CMOS signaling)
- One display interrupt line input (1-V CMOS signaling)
- Intel FDI may dynamically scale down to 2X or 1X based on actual display bandwidth requirements
- Common 100-MHz reference clock
- Each channel transports at a rate of 2.7 Gbps
- PCH supports end-to-end lane reversal across both channels (no reversal support required in the processor)



2.4.4 Multi Graphics Controllers Multi-Monitor Support

The processor supports simultaneous use of the Processor Graphics Controller (GT) and a x16 PCI Express Graphics (PEG) device.

The processor supports a maximum of 2 displays connected to the PEG card in parallel with up to 2 displays connected to the processor and PCH.

Note:

When supporting Multi Graphics Multi Monitors, "drag and drop" between monitors and the 2x8 PEG is not supported.

2.5 Platform Environment Control Interface (PECI)

The PECI is a one-wire interface that provides a communication channel between a PECI client (processor) and a PECI master. The processor implements a PECI interface to:

- Allow communication of processor thermal and other information to the PECI master
- Read averaged Digital Thermal Sensor (DTS) values for fan speed control.

2.6 Interface Clocking

2.6.1 Internal Clocking Requirements

Table 2-6. Reference Clock

Reference Input Clock	Input Frequency	Associated PLL	
BCLK/BCLK#	100 MHz	Processor/Memory/Graphics/PCIe/DMI/FDI	
DPLL_REF_CLK/DPLL_REF_CLK#	120 MHz	Embedded DisplayPort (eDP)	

§ §



3 Technologies

This chapter provides a high-level description of Intel technologies implemented in the processor.

The implementation of the features may vary between the processor SKUs.

Details on the different technologies of Intel processors and other relevant external notes are located at the Intel technology web site: http://www.intel.com/technology/.

3.1 Intel[®] Virtualization Technology (Intel[®] VT)

Intel Virtualization Technology (Intel VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets. Intel $^{\circledR}$ Virtualization Technology for IA-32, Intel $^{\circledR}$ 64 and Intel $^{\circledR}$ Architecture (Intel $^{\circledR}$ VT-x) added hardware support in the processor to improve the virtualization performance and robustness. Intel Virtualization Technology for Directed I/O (Intel VT-d) adds chipset hardware implementation to support and improve I/O virtualization performance and robustness.

Intel VT-x specifications and functional descriptions are included in the *Intel*[®] *64 and IA-32 Architectures Software Developer's Manual, Volume 3B* and is available at: http://www.intel.com/products/processor/manuals/index.htm

Other Intel VT documents can be referenced at: http://www.intel.com/technology/virtualization/index.htm

3.1.1 Intel[®] Virtualization Technology (Intel[®] VT) for IA-32, Intel[®] 64 and Intel[®] Architecture (Intel[®] VT-x) Objectives

Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual Machine Monitor (VMM) can use Intel VT-x features to provide improved reliable virtualized platform. By using Intel VT-x, a VMM is:

- **Robust**: VMMs no longer need to use paravirtualization or binary translation. This means that they will be able to run off-the-shelf operating systems and applications without any special steps.
- Enhanced: Intel VT enables VMMs to run 64-bit guest operating systems on IA x86 processors.
- More reliable: Due to the hardware support, VMMs can now be smaller, less complex, and more efficient. This improves reliability and availability and reduces the potential for software conflicts.
- More secure: The use of hardware transitions in the VMM strengthens the isolation
 of VMs and further prevents corruption of one VM from affecting others on the
 same system.



3.1.2 Intel[®] Virtualization Technology (Intel[®] VT) for IA-32, Intel[®] 64 and Intel[®] Architecture (Intel[®] VT-x) Features

The processor core supports the following Intel VT-x features:

- Extended Page Tables (EPT)
 - EPT is hardware assisted page table virtualization
 - It eliminates VM exits from guest operating system to the VMM for shadow page-table maintenance
- Virtual Processor IDs (VPID)
 - Ability to assign a VM ID to tag processor core hardware structures (such as TLBs)
 - This avoids flushes on VM transitions to give a lower-cost VM transition time and an overall reduction in virtualization overhead
- Guest Preemption Timer
 - Mechanism for a VMM to preempt the execution of a guest operating system after an amount of time specified by the VMM. The VMM sets a timer value before entering a guest.
 - The feature aids VMM developers in flexibility and Quality of Service (QoS) quarantees
- Descriptor-Table Exiting
 - Descriptor-table exiting allows a VMM to protect a guest operating system from internal (malicious software based) attack by preventing relocation of key system data structures like IDT (interrupt descriptor table), GDT (global descriptor table), LDT (local descriptor table), and TSS (task segment selector)
 - A VMM using this feature can intercept (by a VM exit) attempts to relocate these data structures and prevent them from being tampered by malicious software

3.1.3 Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d) Objectives

The key Intel VT-d objectives are domain-based isolation and hardware-based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Virtualization allows for the creation of one or more partitions on a single system. This could be multiple partitions in the same operating system, or there can be multiple operating system instances running on the same system – offering benefits such as system consolidation, legacy migration, activity partitioning, or security.



3.1.4 Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d) Features

The processor supports the following Intel VT-d features:

- Memory controller and processor graphics comply with Intel[®] VT-d 1.2 specification
- Two VT-d DMA remap engines:
 - iGFX DMA remap engine
 - DMI / PEG
- · Support for root entry, context entry, and default context
- 39-bit guest physical address and host physical address widths
- · Support for 4K page sizes only
- Support for register-based fault recording only (for single entry only) and support for MSI interrupts for faults
- Support for both leaf and non-leaf caching
- · Support for boot protection of default page table
- Support for non-caching of invalid page table entries
- Support for hardware based flushing of translated but pending writes and pending reads, on IOTLB invalidation
- · Support for page-selective IOTLB invalidation
- MSI cycles (MemWr to address FEEx_xxxxh) not translated
 - Translation faults result in cycle forwarding to VBIOS region (byte enables masked for writes). Returned data may be bogus for internal agents, PEG / DMI interfaces return unsupported request status.
- Interrupt Remapping is supported
- · Queued invalidation is supported
- VT-d translation bypass address range is supported (Pass Through)

Note: Intel VT-d Technology may not be available on all SKUs.

3.1.5 Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d) Features Not Supported

The following features are not supported by the processor with Intel VT-d:

- No support for PCIe* endpoint caching (ATS)
- No support for Intel VT-d read prefetching / snarfing (that is, translations within a cacheline are not stored in an internal buffer for reuse for subsequent translations)
- No support for advance fault reporting
- No support for super pages
- No support for Intel VT-d translation bypass address range (such usage models need to be resolved with VMM help in setting up the page tables correctly)



3.2 Intel[®] Trusted Execution Technology (Intel[®] TXT)

Intel Trusted Execution Technology (Intel TXT) defines platform-level enhancements that provide the building blocks for creating trusted platforms.

The Intel TXT platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The Intel TXT platform determines the identity of the controlling environment by accurately measuring and verifying the controlling software.

Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The Intel TXT platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE)
- The protection of the MLE from potential corruption

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX).

The SMX interface includes the following functions:

- · Measured / Verified launch of the MLE
- Mechanisms to ensure the above measurement is protected and stored in a secure location
- Protection mechanisms that allow the MLE to control attempts to modify itself

For more information, refer to the Intel® TXT Measured Launched Environment Developer's Guide in http://www.intel.com/content/www/us/en/software-developers/intel-txt-software-development-guide.html.

3.3 Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)

The processor supports Intel[®] Hyper-Threading Technology (Intel[®] HT Technology) that allows an execution core to function as two logical processors. While some execution resources such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers and control registers. This feature must be enabled using the BIOS and requires operating system support.

Intel recommends enabling Intel[®] HT Technology with Microsoft Windows 7*, Microsoft Windows Vista*, Microsoft Windows* XP Professional / Windows* XP Home, and disabling Intel[®] HT Technology using the BIOS for all previous versions of Windows operating systems. For more information on Intel[®] HT Technology, see http://www.intel.com/technology/platform-technology/hyper-threading/.



3.4 Intel[®] Turbo Boost Technology

Intel Turbo Boost Technology will increase the ratio of application power to TDP. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance might experience thermal and performance issues since more applications will tend to run at the maximum power limit for significant periods of time.

Note: Intel Turbo Boost Technology may not be available on all SKUs.

Intel Turbo Boost Technology is a feature that allows the processor to opportunistically and automatically run faster than its rated operating core and/or render clock frequency when there is sufficient power headroom, and the product is within specified temperature and current limits. The Intel Turbo Boost Technology feature is designed to increase performance of both multi-threaded and single-threaded workloads. The processor supports a Turbo mode where the processor can use the thermal capacity associated with the package and run at power levels higher than TDP power for short durations. This improves the system responsiveness for short, bursty usage conditions. The turbo feature needs to be properly enabled by BIOS for the processor to operate with maximum performance. Since the turbo feature is configurable and dependent on many platform design limits outside of the processor control, the maximum performance cannot be ensured.

Turbo Mode availability is independent of the number of active cores; however, the Turbo Mode frequency is dynamic and dependent on the instantaneous application power load, the number of active cores, user configurable settings, operating environment, and system design.

3.4.1 Intel® Turbo Boost Technology Frequency

The processor's rated frequency assumes that all execution cores are active and are at the sustained thermal design power (TDP). However, under typical operation not all cores are active or at executing a high power workload. Therefore, most applications are consuming less than the TDP at the rated frequency. Intel Turbo Boost Technology takes advantage of the available TDP headroom and active cores are able to increase their operating frequency.

To determine the highest performance frequency amongst active cores, the processor takes the following into consideration to recalculate turbo frequency during runtime:

- The number of cores operating in the C0 state.
- The estimated core current consumption.
- The estimated package prior and present power consumption.
- The package temperature.

Any of these factors can affect the maximum frequency for a given workload. If the power, current, or thermal limit is reached, the processor will automatically reduce the frequency to stay with its TDP limit. Turbo processor frequencies are only active if the operating system is requesting the P0 state. For more information on P-states and C-states refer to Chapter 4, "Power Management".



3.4.2 Intel® Turbo Boost Technology Graphics Frequency

The graphics render frequency is selected dynamically based on graphics workload demand as permitted by the processor turbo control. The processors can optimize both processor and integrated graphics performance through power sharing. The processor cores and the integrated graphics core share a package power limit. If the graphics core is not consuming enough power to reach the package power limit, the cores can increase frequency to take advantage of the unused thermal power headroom. The opposite can happen when the processor cores are not consuming enough power to reach the package power limit. For the integrated graphics, this could mean an increase in the render core frequency (above its rated frequency) and increased graphics performance. Both the processor core(s) and the graphics render core can increase frequency higher than possible without power sharing.

Note:

The processor Utilization of turbo graphic frequencies requires that the Intel Graphics driver to be properly installed. Turbo graphic frequencies are not dependent on the operating system processor P-state requests and may turbo while the processor is in any processor P-states.

3.5 Intel[®] Advanced Vector Extensions (Intel[®] AVX)

Intel Advanced Vector Extensions (Intel AVX) is the latest expansion of the Intel instruction set. It extends the Intel Streaming SIMD Extensions (Intel SSE) from 128-bit vectors to 256-bit vectors. Intel AVX addresses the continued need for vector floating-point performance in mainstream scientific and engineering numerical applications, visual processing, recognition, data-mining / synthesis, gaming, physics, cryptography and other application areas.

The enhancement in Intel AVX allows for improved performance due to wider vectors, new extensible syntax, and rich functionality including the ability to better manage, rearrange, and sort data. In the processor, new instructions were added to allow graphics, media and imaging applications to speed up the processing of large amount of data by reducing the memory bandwidth and footprint. The new instructions convert operands between single-precision floating point values and half-precision (16 bit) floating point values.

For more information on Intel AVX, see http://www.intel.com/software/avx.

3.6 Security and Cryptography Technologies

3.6.1 Intel[®] Advanced Encryption Standard New Instructions (Intel[®] AES-NI)

The processor supports Intel Advanced Encryption Standard New Instructions (Intel AES-NI) that are a set of Single Instruction Multiple Data (SIMD) instructions that enable fast and secure data encryption and decryption based on the Advanced Encryption Standard (AES). Intel AES-NI are valuable for a wide range of cryptographic applications, for example: applications that perform bulk encryption / decryption, authentication, random number generation, and authenticated encryption. AES is broadly accepted as the standard for both government and industry applications, and is widely deployed in various protocols.



AES-NI consists of six Intel SSE instructions. Four instructions, namely AESENC, AESENCLAST, AESDEC, and AESDELAST facilitate high performance AES encryption and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key expansion procedure. Together, these instructions provide a full hardware for support AES, offering security, high performance, and a great deal of flexibility.

3.6.2 PCLMULQDQ Instruction

The processor supports the carry-less multiplication instruction, PCLMULQDQ. PCLMULQDQ is a Single Instruction Multiple Data (SIMD) instruction that computes the 128-bit carry-less multiplication of two, 64-bit operands without generating and propagating carries. Carry-less multiplication is an essential processing component of several cryptographic systems and standards. Hence, accelerating carry-less multiplication can significantly contribute to achieving high speed secure computing and communication.

3.6.3 RDRAND Instruction

The processor introduces a software visible random number generation mechanism supported by a high quality entropy source. This capability will be made available to programmers through the new RDRAND instruction. The resultant random number generation capability is designed to comply with existing industry standards in this regard (ANSI X9.82 and NIST SP 800-90).

Some possible usages of the new RDRAND instruction include cryptographic key generation as used in a variety of applications including communication, digital signatures, secure storage, and so on.

3.7 Intel® 64 Architecture x2APIC

The Intel x2APIC architecture extends the xAPIC architecture that provides key mechanism for interrupt delivery. This extension is intended primarily to increase processor addressability.

Specifically, x2APIC:

- Retains all key elements of compatibility to the xAPIC architecture:
 - delivery modes
 - interrupt and processor priorities
 - interrupt sources
 - interrupt destination types
- Provides extensions to scale processor addressability for both the logical and physical destination modes
- Adds new features to enhance performance of interrupt delivery
- Reduces complexity of logical destination mode interrupt delivery on link based architectures

The key enhancements provided by the x2APIC architecture over xAPIC are the following:

• Support for two modes of operation to provide backward compatibility and extensibility for future platform innovations:



- In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4 KB page, identical to the xAPIC architecture.
- In x2APIC mode, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery.
- Increased range of processor addressability in x2APIC mode:
 - Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt processor addressability up to 4 GB-1 processors in physical destination mode.
 A processor implementation of x2APIC architecture can support fewer than 32 bits in a software transparent fashion.
 - Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical x2APIC ID is partitioned into two sub-fields a 16-bit cluster ID and a 16-bit logical ID within the cluster. Consequently, ((2^20) -16) processors can be addressed in logical destination mode. Processor implementations can support fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a software agnostic fashion.
- More efficient MSR interface to access APIC registers.
 - To enhance inter-processor and self directed interrupt delivery as well as the ability to virtualize the local APIC, the APIC register set can be accessed only through MSR based interfaces in the x2APIC mode. The Memory Mapped IO (MMIO) interface used by xAPIC is not supported in the x2APIC mode.
- The semantics for accessing APIC registers have been revised to simplify the
 programming of frequently-used APIC registers by system software. Specifically
 the software semantics for using the Interrupt Command Register (ICR) and End Of
 Interrupt (EOI) registers have been modified to allow for more efficient delivery
 and dispatching of interrupts.

The x2APIC extensions are made available to system software by enabling the local x2APIC unit in the "x2APIC" mode. To benefit from x2APIC capabilities, a new operating system and a new BIOS are both needed, with special support for the x2APIC mode.

The x2APIC architecture provides backward compatibility to the xAPIC architecture and forward extendibility for future Intel platform innovations.

Note: Intel x2APIC technology may not be available on all SKUs.

For more information, refer to the Intel 64 Architecture x2APIC specification at http://www.intel.com/products/processor/manuals/

3.8 Supervisor Mode Execution Protection (SMEP)

The processor introduces a new mechanism that provides next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level.

This technology helps to protect from virus attacks and unwanted code to harm the system.

For more information, please refer to the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A (see Section 1.8, "Related Documents" on page 24).



3.9 Power Aware Interrupt Routing (PAIR)

The processor added enhanced power-performance technology which routes interrupts to threads or cores based on their sleep states. For example concerning energy savings, it routes the interrupt to the active cores without waking the deep idle cores. For Performance, it routes the interrupt to the idle (C1) cores without interrupting the already heavily loaded cores. This enhancement is mostly beneficial for high interrupt scenarios like Gigabit LAN, WLAN peripherals, and so on.

§ §






4 Power Management

This chapter provides information on the following power management topics:

- Advanced Configuration and Power Interface (ACPI) States
- Processor Core
- Integrated Memory Controller (IMC)
- PCI Express*
- Direct Media Interface (DMI)
- Processor Graphics Controller

Figure 4-1. Processor Power States





4.1 Advanced Configuration and Power Interface (ACPI) States Supported

The ACPI states supported by the processor are described in this section.

4.1.1 System States

Table 4-1. System States

State	Description
G0/S0	Full On
G1/S3-Cold	Suspend-to-RAM (STR). Context saved to memory (S3-Hot is not supported by the processor).
G1/S4	Suspend-to-Disk (STD). All power lost (except wakeup on PCH).
G2/S5	Soft off. All power lost (except wakeup on PCH). Total reboot.
G3	Mechanical off. All power (AC and battery) removed from system.

4.1.2 Processor Core / Package Idle States

Table 4-2. Processor Core / Package State Support

State	Description
CO	Active mode, processor executing code
C1	AutoHALT state
C1E	AutoHALT state with lowest frequency and voltage operating point
С3	Execution cores in C3 flush their L1 instruction cache, L1 data cache, and L2 cache to the L3 shared cache. Clocks are shut off to each core
C6	Execution cores in this state save their architectural state before removing core voltage
C7	Execution cores in this state behave similarly to the C6 state. If all execution cores request C7, L3 cache ways are flushed until it is cleared.

4.1.3 Integrated Memory Controller States

Table 4-3. Integrated Memory Controller States

State	Description	
Power up	CKE asserted. Active mode.	
Pre-charge Power Down	CKE de-asserted (not self-refresh) with all banks closed	
Active Power Down	CKE de-asserted (not self-refresh) with minimum one bank active	
Self-Refresh	CKE de-asserted using device self-refresh	



4.1.4 PCI Express* Link States

Table 4-4. PCI Express* Link States

State	Description		
LO	Full on – Active transfer state.		
L0s	First Active Power Management low power state – Low exit latency		
L1	Lowest Active Power Management – Longer exit latency		
L3	Lowest power state (power-off) – Longest exit latency		

4.1.5 Direct Media Interface (DMI) States

Table 4-5. Direct Media Interface (DMI) States

State	Description		
L0	Full on – Active transfer state		
L0s	First Active Power Management low power state – Low exit latency		
L1	Lowest Active Power Management – Longer exit latency		
L3	Lowest power state (power-off) – Longest exit latency		

4.1.6 Processor Graphics Controller States

Table 4-6. Processor Graphics Controller States

State	Description		
D0	Full on, display active		
D3 Cold	Power-off		

4.1.7 Interface State Combinations

Table 4-7. G, S, and C State Combinations

Global (G) State	Sleep (S) State	Processor Package (C) State	Processor State	System Clocks	Description
G0	S0	C0	Full On	On	Full On
G0	S0	C1/C1E	Auto-Halt	On Auto-Halt	
G0	S0	C3	Deep Sleep	On	Deep Sleep
G0	S0	C6/C7	Deep Power Down	On Deep Power Down	
G1	S3	Power off		Off, except RTC	Suspend to RAM
G1	S4	Power off		Off, except RTC	Suspend to Disk
G2	S5	Power off		Off, except RTC Soft Off	
G3	NA	Power off		Power off Hard off	



Table 4-8. D, S, and C State Combination

Graphics Adapter (D) State	Sleep (S) State Package (C) State		Description
D0	S0	C0	Full On, Displaying
D0	S0	C1/C1E	Auto-Halt, Displaying
D0	S0	C3	Deep sleep, Displaying
D0	S0	C6/C7	Deep Power Down, Displaying
D3	S0	Any	Not displaying
D3	D3 S3		Not displaying, Graphics Core is powered off
D3	S4	N/A	Not displaying, suspend to disk

4.2 Processor Core Power Management

While executing code, Enhanced Intel SpeedStep Technology optimizes the processor's frequency and core voltage based on workload. Each frequency and voltage operating point is defined by ACPI as a P-state. When the processor is not executing code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, lower power C-states have longer entry and exit latencies.

4.2.1 Enhanced Intel® SpeedStep® Technology

The following are the key features of Enhanced Intel SpeedStep Technology:

- Multiple frequency and voltage points for optimal performance and power efficiency. These operating points are known as P-states.
- Frequency selection is software controlled by writing to processor MSRs. The
 voltage is optimized based on the selected frequency and the number of active
 processor cores.
 - If the target frequency is higher than the current frequency, V_{CC} is ramped up in steps to an optimized voltage. This voltage is signaled by the SVID bus to the voltage regulator. Once the voltage is established, the PLL locks on to the target frequency.
 - If the target frequency is lower than the current frequency, the PLL locks to the target frequency, then transitions to a lower voltage by signaling the target voltage on SVID bus.
 - All active processor cores share the same frequency and voltage. In a multicore processor, the highest frequency P-state requested amongst all active cores is selected.
 - Software-requested transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition is completed.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Because there is low transition latency between P-states, a significant number of transitions per-second are possible.




4.2.2 Low-Power Idle States

When the processor is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, higher C-states have longer exit and entry latencies. Resolution of C-states occur at the thread, processor core, and processor package level. Thread-level C-states are available if Intel[®] HT Technology is enabled.

Caution: Long term reliability cannot be assured unless all the Low Power Idle States are


enabled.

Figure 4-2. Idle Power Management Breakdown of the Processor Cores



Entry and exit of the C-States at the thread and core level are shown in Figure 4-3.

Figure 4-3. Thread and Core C-State Entry and Exit



While individual threads can request low power C-states, power saving actions only take place once the core C-state is resolved. Core C-states are automatically resolved by the processor. For thread and core C-states, a transition to and from C0 is required before entering any other C-state.



Table 4-9. Coordination of Thread Power States at the Core Level

Processor Core C-State		Thread 1				
		СО	C1	С3	C6	C7
C0		C0	C0	C0	C0	C0
	C1	C0	C1 ¹	C1 ¹	C1 ¹	C1 ¹
Thread 0	C3	C0	C1 ¹	C3	C3	C3
	C6	C0	C1 ¹	C3	C6	C6
	C7	C0	C1 ¹	C3	C6	C7

Note: If enabled, the core C-state will be C1E if all cores have resolved a core C1 state or higher.

4.2.3 Requesting Low-Power Idle States

The primary software interfaces for requesting low power idle states are through the MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E). However, software may make C-state requests using the legacy method of I/O reads from the ACPI-defined processor clock control registers, referred to as P_LVLx. This method of requesting C-states provides legacy support for operating systems that initiate C-state transitions using I/O reads.

To seamless support of legacy operating systems, P_LVLx I/O reads are converted within the processor to the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result in I/O reads to the system. The feature, known as I/O MWAIT redirection, must be enabled in the BIOS.

Note:

The P_LVLx I/O Monitor address needs to be set up before using the P_LVLx I/O read interface. Each P-LVLx is mapped to the supported MWAIT(Cx) instruction as shown in Table 4-10.

Table 4-10. P_LVLx to MWAIT Conversion

P_LVLx	MWAIT(Cx)	Notes
P_LVL2	MWAIT(C3)	
P_LVL3	MWAIT(C6)	C6. No sub-states allowed.
P_LVL4	MWAIT(C7)	C7. No sub-states allowed.
P_LVL5+	MWAIT(C7)	C7. No sub-states allowed.

The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any P_LVLx reads outside of this range does not cause an I/O redirection to an MWAIT(Cx)-like request. They fall through like a normal I/O instruction.

Note:

When P_LVLx I/O instructions are used, MWAIT substates cannot be defined. The MWAIT substate is always zero if I/O MWAIT redirection is used. By default, P_LVLx I/O redirections enable the MWAIT 'break on EFLAGS.IF' feature that triggers a wakeup on an interrupt even if interrupts are masked by EFLAGS.IF.



4.2.4 Core C-states

The following are general rules for all core C-states, unless specified otherwise:

- A core C-State is determined by the lowest numerical thread state (such as Thread 0 requests C1E while Thread 1 requests C3, resulting in a core C1E state). See Table 4-7.
- A core transitions to C0 state when:
 - An interrupt occurs
 - There is an access to the monitored address if the state was entered using an MWAIT instruction
- For core C1/C1E, core C3, and core C6/C7, an interrupt directed toward a single thread wakes only that thread. However, since both threads are no longer at the same core C-state, the core resolves to C0.
- A system reset re-initializes all processor cores

4.2.4.1 Core CO State

The normal operating state of a core where code is being executed.

4.2.4.2 Core C1 / C1E State

C1/C1E is a low power state entered when all threads within a core execute a HLT or MWAIT(C1/C1E) instruction.

A System Management Interrupt (SMI) handler returns execution to either Normal state or the C1/C1E state. See the Intel[®] 64 and IA-32 Architecture Software Developer's Manual, Volume 3A/3B: System Programmer's Guide for more information.

While a core is in C1/C1E state, it processes bus snoops and snoops from other threads. For more information on C1E, see "Package C1/C1E".

4.2.4.3 Core C3 State

Individual threads of a core can enter the C3 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C3) instruction. A core in C3 state flushes the contents of its L1 instruction cache, L1 data cache, and L2 cache to the shared L3 cache, while maintaining its architectural state. All core clocks are stopped at this point. Because the core's caches are flushed, the processor does not wake any core that is in the C3 state when either a snoop is detected or when another core accesses cacheable memory.

4.2.4.4 Core C6 State

Individual threads of a core can enter the C6 state by initiating a P_LVL3 I/O read or an MWAIT(C6) instruction. Before entering core C6, the core will save its architectural state to a dedicated SRAM. Once complete, a core will have its voltage reduced to zero volts. During exit, the core is powered on and its architectural state is restored.



4.2.4.5 Core C7 State

Note:

The terms "Core C6 state" and "Core C7 state" defines the same individual core power state. In both cases the processor cores that request either C6 or C7 will enter the C6 state.

Individual threads of a core can enter the C7 state by initiating a P_LVL4 I/O read to the P_BLK or by an MWAIT(C7) instruction. The core C7 state exhibits the same behavior as the core C6 state unless the core is the last one in the package to enter the C7 state. If it is, that core is responsible for flushing L3 cache ways. The processor supports the C7s substate. When an MWAIT(C7) command is issued with a C7s sub-state hint, the entire L3 cache is flushed one step as opposed to flushing the L3 cache in multiple steps.

4.2.4.6 C-State Auto-Demotion

In general, deeper C-states such as C6 or C7 have long latencies and have higher energy entry / exit costs. The resulting performance and energy penalties become significant when the entry / exit frequency of a deeper C-state is high. Therefore, incorrect or inefficient usage of deeper C-states have a negative impact on battery life. To increase residency and improve battery life in deeper C-states, the processor supports C-state auto-demotion.

There are two C-State auto-demotion options:

- C7/C6 to C3
- C7/C6/C3 To C1

The decision to demote a core from C6/C7 to C3 or C3/C6/C7 to C1 is based on each core's immediate residency history. Upon each core C6/C7 request, the core C-state is demoted to C3 or C1 until a sufficient amount of residency has been established. At that point, a core is allowed to go into C3/C6 or C7. Each option can be run concurrently or individually.

This feature is disabled by default. BIOS must enable it in the PMG_CST_CONFIG_CONTROL register. The auto-demotion policy is also configured by this register.

4.2.5 Package C-States

The processor supports C0, C1/C1E, C3, C6, and C7 power states. The following is a summary of the general rules for package C-state entry. These apply to all package C-states unless specified otherwise:

- A package C-state request is determined by the lowest numerical core C-state amongst all cores.
- A package C-state is automatically resolved by the processor depending on the core idle power states and the status of the platform components.
 - Each core can be at a lower idle power state than the package if the platform does not grant the processor permission to enter a requested package C-state.
 - The platform may allow additional power savings to be realized in the processor.
 - For package C-states, the processor is not required to enter C0 before entering any other C-state.



The processor exits a package C-state when a break event is detected. Depending on the type of break event, the processor does the following:

- If a core break event is received, the target core is activated and the break event message is forwarded to the target core.
 - If the break event is not masked, the target core enters the core C0 state and the processor enters package C0.
- If the break event was due to a memory access or snoop request.
 - But the platform did not request to keep the processor in a higher package Cstate, the package returns to its previous C-state.
 - And the platform requests a higher power C-state, the memory access or snoop request is serviced and the package remains in the higher power C-state.


Table 4-11 shows package C-state resolution for a dual-core processor. Figure 4-4 summarizes package C-state transitions.

Table 4-11. Coordination of Core Power States at the Package Level

Package C-State		Core 1				
Packa	ige c-state	CO C1 C3 C6			C7	
	СО	C0	C0	C0	C0	C0
	C1	C0	C1 ¹	C1 ¹	C1 ¹	C1 ¹
Core 0	С3	C0	C1 ¹	C3	C3	C3
	C6	C0	C1 ¹	C3	C6	C6
	C7	C0	C1 ¹	C3	C6	C7

Note: If enabled, the package C-state will be C1E if all cores have resolved a core C1 state or higher.

Figure 4-4. Package C-State Entry and Exit





4.2.5.1 Package C0

Package C0 is the normal operating state for the processor. The processor remains in the normal state when at least one of its cores is in the C0 or C1 state or when the platform has not granted permission to the processor to go into a low power state. Individual cores may be in lower power idle states while the package is in C0.

4.2.5.2 Package C1/C1E

No additional power reduction actions are taken in the package C1 state. However, if the C1E sub-state is enabled, the processor automatically transitions to the lowest supported core clock frequency, followed by a reduction in voltage.

The package enters the C1 low power state when:

- At least one core is in the C1 state
- The other cores are in a C1 or lower power state

The package enters the C1E state when:

- All cores have directly requested C1E using MWAIT(C1) with a C1E sub-state hint
- All cores are in a power state lower that C1/C1E but the package low power state is limited to C1/C1E using the PMG_CST_CONFIG_CONTROL MSR
- All cores have requested C1 using HLT or MWAIT(C1) and C1E auto-promotion is enabled in IA32_MISC_ENABLES

No notification to the system occurs upon entry to C1/C1E.

4.2.5.3 Package C3 State

A processor enters the package C3 low power state when:

- At least one core is in the C3 state
- The other cores are in a C3 or lower power state, and the processor has been granted permission by the platform
- The platform has not granted a request to a package C6/C7 state but has allowed a package C6 state

In package C3-state, the L3 shared cache is valid.

4.2.5.4 Package C6 State

A processor enters the package C6 low power state when:

- At least one core is in the C6 state
- The other cores are in a C6 or lower power state and the processor has been granted permission by the platform
- The platform has not granted a package C7 request but has allowed a C6 package state.

In package C6 state, all cores have saved their architectural state and have had their core voltages reduced to zero volts. The L3 shared cache is still powered and snoopable in this state. The processor remains in package C6 state as long as any part of the L3 cache is active.



4.2.5.5 Package C7 State

The processor enters the package C7 low power state when all cores are in the C7 state and the L3 cache is completely flushed. The last core to enter the C7 state begins to shrink the L3 cache by N-ways until the entire L3 cache has been emptied. This allows further power savings.

Core break events are handled the same way as in package C3 or C6. However, snoops are not sent to the processor in package C7 state because the platform, by granting the package C7 state, has acknowledged that the processor possesses no snoopable information. This allows the processor to remain in this low power state and maximize its power savings.

Upon exit of the package C7 state, the L3 cache is not immediately re-enabled. It re-enables once the processor has stayed out of the C6 or C7 state for a preset amount of time. Power is saved since this prevents the L3 cache from being re-populated only to be immediately flushed again.

4.2.5.6 Dynamic L3 Cache Sizing

Upon entry into the package C7 state, the L3 cache is reduced by N-ways until it is completely flushed. The number of ways, N, is dynamically chosen per concurrent C7 entry. Similarly, upon exit, the L3 cache is gradually expanded based on internal heuristics.

4.3 Integrated Memory Controller (IMC) Power Management

The main memory is power managed during normal operation and in low-power ACPI Cx states.

4.3.1 Disabling Unused System Memory Outputs

Any System Memory (SM) interface signal that goes to a memory module connector in which it is not connected to any actual memory devices (such as SO-DIMM connector is unpopulated, or is single-sided) is tri-stated. The benefits of disabling unused SM signals are:

- Reduced power consumption
- Reduced possible overshoot/undershoot signal quality issues seen by the processor I/O buffer receivers caused by reflections from potentially un-terminated transmission lines

When a given rank is not populated, the corresponding chip select and CKE signals are not driven.

At reset, all rows must be assumed to be populated, until it can be proven that they are not populated. This is due to the fact that when CKE is tri-stated with a SO-DIMM present, the SO-DIMM is not ensured to maintain data integrity.

SCKE tri-state should be enabled by BIOS where appropriate, since at reset all rows must be assumed to be populated.



4.3.2 DRAM Power Management and Initialization

The processor implements extensive support for power management on the SDRAM interface. There are four SDRAM operations associated with the Clock Enable (CKE) signals that the SDRAM controller supports. The processor drives four CKE pins to perform these operations.

The CKE is one means of power saving. When CKE is off, the internal DDR clock is disabled and the DDR power is reduced. The power-saving differs according to the selected mode and the DDR type used. For more information, refer to the IDD table in the DDR specification.

The DDR defines 3 levels of power down that differ in power saving and in wakeup time:

- 1. Active power down (APD): This mode is entered if there are open pages when deasserting CKE. In this mode the open pages are retained. Power-saving in this mode is the lowest. Power consumption of DDR is defined by IDD3P. Exiting this mode is defined by tXP small number of cycles.
- 2. Precharged power down (PPD): This mode is entered if all banks in DDR are precharged when de-asserting CKE. Power-saving in this mode is intermediate better than APD, but less than DLL-off. Power consumption is defined by IDD2P1. Exiting this mode is defined by tXP. The difference relative to APD mode is that when waking-up in PPD mode, all page-buffers are empty.
- 3. DLL-off: In this mode the data-in DLLs on DDR are off. Power-saving in this mode is the best among all power modes. Power consumption is defined by IDD2P1. Exiting this mode is defined by tXP and tXPDLL (10–20 according to the DDR type) until first data transfer is allowed.

The processor supports 6 different types of power down. The different modes are the power down modes supported by DDR3 and combinations of these. The type of CKE power down is defined by configuration. The options are as follows:

- 1. No power down
- 2. APD: The rank enters power down as soon as the idle-timer expires, independent of the bank status
- 3. PPD: When idle timer expires, the MC sends PRE-all to rank and then enters power down
- 4. DLL-off: Same as option 2 but DDR is configured to DLL-off
- 5. APD, change to PPD (APD-PPD): Begins as option 1, and when all page-close timers of the rank are expired, it wakes the rank, issues PRE-all, and returns to PPD.
- 6. APD, change to DLL-off (APD_DLLoff): Begins as option 1, and when all page-close timers of the rank are expired, it wakes the rank, issues PRE-all, and returns to DLL-off power down.

The CKE is determined per rank, when it is inactive. Each rank has an idle counter. The idle counter starts counting as soon as the rank has no accesses, and if it expires, the rank may enter power down while no new transactions to the rank arrive to queues. The idle counter begins counting at the last incoming transaction arrival.



It is important to understand that since the power down decision is per rank, the MC can find a lot of opportunities to power down ranks, even while running memory intensive applications; savings may be significant (up to a few Watts, depending on DDR configuration). This becomes more significant when each channel is populated with more ranks.

Selection of power modes should be according to power performance or thermal tradeoffs of a given system:

- When trying to achieve maximum performance and power or thermal consideration is a non-issue, use no power down.
- In a system that tries to minimize power-consumption, try to use the deepest power down mode possible DLL-off or APD_DLLoff.
- In high-performance systems with dense packaging (that is, tricky thermal design)
 the power down mode should be considered in order to reduce the heating and
 avoid DDR throttling caused by the heating.

Control of the power-mode through CRB-BIOS: BIOS selects by default no-power down.

Another control is the idle timer expiration count. This is set through PM_PDWN_config bits 7:0 (MCHBAR +4CB0). As this timer is set to a shorter time, the IMC will have more opportunities to put DDR in power down. The minimum recommended value for this register is 15. There is no BIOS hook to set this register. Customers who choose to change the value of this register can do it by changing the BIOS. For experiments, this register can be modified in real time if BIOS did not lock the MC registers.

Note:

In APD, APD-PPD, and APD-DLLoff there is no point in setting the idle counter in the same range of page-close idle timer.

Another option associated with CKE power down is the S_DLL-off. When this option is enabled, the SBR I/O slave DLLs go off when all channel ranks are in power down. (Do **not** confuse it with the DLL-off mode, in which the **DDR** DLLs are off). This mode requires an I/O slave DLL wakeup time be defined.

4.3.2.1 Initialization Role of CKE

During power-up, CKE is the only input to the SDRAM that has its level recognized (other than the DDR3 reset pin) once power is applied. The signal must be driven LOW by the DDR controller to make sure the SDRAM components float DQ and DQS during power-up. CKE signals remain LOW (while any reset is active) until the BIOS writes to a configuration register. Using this method, CKE is ensured to remain inactive for much longer than the specified 200 μs after power and clocks to SDRAM devices are stable.

4.3.2.2 Conditional Self-Refresh

Intel Rapid Memory Power Management (Intel RMPM) conditionally places memory into self-refresh in the package C3, C6, and C7 low-power states. Intel RMPM functionality depends on graphics/display state (relevant only when processor graphics is being used), as well as memory traffic patterns generated by other connected I/O devices.

When entering the S3 - Suspend-to-RAM (STR) state or S0 conditional self-refresh, the processor core flushes pending cycles and then enters all SDRAM ranks into self refresh, the CKE signals remain LOW so the SDRAM devices perform self-refresh.



The target behavior is to enter self-refresh for the package C3, C6, and C7 states as long as there are no memory requests to service.

Table 4-12. Targeted Memory State Conditions

Mode	Memory State with Processor Graphics	Memory State with External Graphics	
C0, C1, C1E	Dynamic memory rank power down based on idle conditions.	Dynamic memory rank power down based on idle conditions.	
C3, C6, C7	If the processor graphics engine is idle and there are no pending display requests, then enter self-refresh. Otherwise use dynamic memory rank power down based on idle conditions.	If there are no memory requests, then enter self-refresh. Otherwise use dynamic memory rank power down based on idle conditions.	
S3	Self-Refresh Mode.	Self-Refresh Mode.	
S4	Memory power down (contents lost).	Memory power down (contents lost)	

4.3.2.3 Dynamic Power Down Operation

Dynamic power down of memory is employed during normal operation. Based on idle conditions, a given memory rank may be powered down. The IMC implements aggressive CKE control to dynamically put the DRAM devices in a power down state. The processor core controller can be configured to put the devices in *active power down* (CKE de-assertion with open pages) or *precharge power down* (CKE de-assertion with all pages closed). Precharge power down provides greater power savings but has a bigger performance impact, since all pages will first be closed before putting the devices in power down mode.

If dynamic power down is enabled, all ranks are powered up before doing a refresh cycle and all ranks are powered down at the end of refresh.

4.3.2.4 DRAM I/O Power Management

Unused signals should be disabled to save power and reduce electromagnetic interference. This includes all signals associated with an unused memory channel. Clocks can be controlled on a per SO-DIMM basis. Exceptions are made for per SO-DIMM control signals such as CS#, CKE, and ODT for unpopulated SO-DIMM slots.

The I/O buffer for an unused signal should be tri-stated (output driver disabled), the input receiver (differential sense-amp) should be disabled, and any DLL circuitry related ONLY to unused signals should be disabled. The input path must be gated to prevent spurious results due to noise on the unused signals (typically handled automatically when input receiver is disabled).

4.3.3 DDR Electrical Power Gating (EPG)

The DDR I/O of the processor supports on-die Electrical Power Gating (DDR-EPG) during normal operation (S0 mode) while the processor is at package C3 or deeper power state.

During EPG, the V_{CCIO} internal voltage rail will be powered down, while V_{DDQ} and the un-gated V_{CCIO} will stay powered on.

The processor will transition in and out of DDR EPG mode on an as needed basis without any external pins or signals.



There is no change to the signals driven by the processor to the DIMMs during DDR IO EPG mode.

During EPG mode, all the DDR IO logic will be powered down, except for the Physical Control registers that are powered by the un-gated V_{CCIO} power supply.

Unlike S3 exit, at DDR EPG exit, the DDR will not go through training mode. Rather, it will use the previous training information retained in the physical control registers and will immediately resume normal operation.

4.4 PCI Express* Power Management

- Active power management support using L0s and L1 states.
- All inputs and outputs disabled in L2/L3 Ready state.

Note: PCIe* interface does not support Hot-Plug.

Note: An increase in power consumption may be observed when PCIe Active State Power Management (ASPM) capabilities are disabled.

4.5 DMI Power Management

• Active power management support using L0s/L1 state.

4.6 Graphics Power Management

4.6.1 Intel[®] Rapid Memory Power Management (Intel[®] RMPM) (also known as CxSR)

The Intel Rapid Memory Power Management (Intel RMPM) puts rows of memory into self-refresh mode during C3/C6/C7 to allow the system to remain in the lower power states longer. Processors routinely save power during runtime conditions by entering the C3, C6, or C7 state. Intel RMPM is an indirect method of power saving that can have a significant effect on the system as a whole.

4.6.2 Intel[®] Graphics Performance Modulation Technology (Intel[®] GPMT)

Intel Graphics Power Modulation Technology (Intel[®] GPMT) is a method for saving power in the graphics adapter while continuing to display and process data in the adapter. This method will switch the render frequency and/or render voltage dynamically between higher and lower power states supported on the platform based on render engine workload. When the system is running in battery mode, and if the end user launches applications such as 3D or Video, the graphics software may switch the render frequency dynamically between higher and lower power/performance states depending on the render engine workload.

In products where ${\rm Intel}^{\circledR}$ Graphics Dynamic Frequency (also known as Turbo Boost Technology) is supported and enabled, the functionality of Intel GPMT will be maintained by Intel Graphics Dynamic Frequency (also known as Turbo Boost Technology).



4.6.3 Graphics Render C-State

Render C-State (RC6) is a technique designed to optimize the average power to the graphics render engine during times of idleness of the render engine. Render C-state is entered when the graphics render engine, blitter engine and the video engine have no workload being currently worked on and no outstanding graphics memory transactions. When the idleness condition is met, then the Integrated Graphics will program the VR into a low voltage state (\sim 0 V) through the SVID bus.

Caution:

Long term reliability cannot be assured unless all the Low Power Idle States are enabled.

4.6.4 Intel[®] Smart 2D Display Technology (Intel[®] S2DDT)

Intel S2DDT reduces display refresh memory traffic by reducing memory reads required for display refresh. Power consumption is reduced by less accesses to the IMC. S2DDT is only enabled in single pipe mode.

Intel S2DDT is most effective with:

- Display images well suited to compression, such as text windows, slide shows, and so on. Poor examples are 3D games.
- Static screens such as screens with significant portions of the background showing 2D applications, processor benchmarks, and so on, or conditions when the processor is idle. Poor examples are full-screen 3D games and benchmarks that flip the display image at or near display refresh rates.

4.6.5 Intel® Graphics Dynamic Frequency

Intel Graphics Dynamic Frequency Technology is the ability of the processor and graphics cores to opportunistically increase frequency and/or voltage above the ensured processor and graphics frequency for the given part. Intel Graphics Dynamic Frequency Technology is a performance feature that makes use of unused package power and thermals to increase application performance. The increase in frequency is determined by how much power and thermal budget is available in the package, and the application demand for additional processor or graphics performance. The processor core control is maintained by an embedded controller. The graphics driver dynamically adjusts between P-States to maintain optimal performance, power, and thermals.



4.6.6 Display Power Savings Technology 6.0 (DPST)

This is a mobile only supported power management feature.

The Intel DPST technique achieves backlight power savings while maintaining a good visual experience. This is accomplished by adaptively enhancing the displayed image while decreasing the backlight brightness simultaneously. The goal of this technique is to provide equivalent end-user-perceived image quality at a decreased backlight power level.

- 1. The original (input) image produced by the operating system or application is analyzed by the Intel DPST subsystem. An interrupt to Intel DPST software is generated whenever a meaningful change in the image attributes is detected. (A meaningful change is when the Intel DPST software algorithm determines that enough brightness, contrast, or color change has occurred to the displaying images that the image enhancement and backlight control needs to be altered.)
- 2. Intel DPST subsystem applies an image-specific enhancement to increase image contrast, brightness, and other attributes.
- 3. A corresponding decrease to the backlight brightness is applied simultaneously to produce an image with similar user-perceived quality (such as brightness) as the original image.

Intel $^{\circledR}$ DPST 5.0 has improved the software algorithms and has minor hardware changes to better handle backlight phase-in and ensures the documented and validated method to interrupt hardware phase-in.

4.6.7 Automatic Display Brightness (ADB)

This is a mobile only supported power management feature.

The Intel Automatic Display Brightness feature dynamically adjusts the backlight brightness based upon the current ambient light environment. This feature requires an additional sensor to be on the panel front. The sensor receives the changing ambient light conditions and sends the interrupts to the Intel Graphics driver. As per the change in Lux, (current ambient light illuminance), the new backlight setting can be adjusted through BLC. The converse applies for a brightly lit environment. Intel Automatic Display Brightness increases the back light setting.

4.6.8 Intel® Seamless Display Refresh Rate Switching Technology (Intel® SDRRS Technology)

This is a mobile only supported power management feature.

When a Local Flat Panel (LFP) supports multiple refresh rates, the Intel Display Refresh Rate Switching power conservation feature can be enabled. The higher refresh rate will be used when on plugged in power or when the end user has not selected/enabled this feature. The graphics software will automatically switch to a lower refresh rate for maximum battery life when the notebook is on battery power and when the user has selected/enabled this feature. There are two distinct Intel implementations: static and seamless. The static Intel[®] Display Refresh Rate Switching Technology (Intel[®] DRRS Technology) method uses a mode change to assign the new refresh rate. The seamless Intel[®] Seamless Display Refresh Rate Switching Technology (Intel[®] SDRRS Technology) method is able to accomplish the refresh rate assignment without a mode change and therefore does not experience some of the visual artifacts associated with the mode change (SetMode) method.



4.7 Graphics Thermal Power Management

See Section 4.6 for all graphics thermal power management-related features.

§§



5 Thermal Management

The thermal solution provides both the component-level and the system-level thermal management. To allow for the optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed so that the processor:

- Remains below the maximum junction temperature $(T_{j,Max})$ specification at the maximum thermal design power (TDP).
- Conforms to system constraints, such as system acoustics, system skintemperatures, and exhaust-temperature requirements.

Caution:

Thermal specifications given in this chapter are on the component and package level and apply specifically to the processor. Operating the processor outside the specified limits may result in permanent damage to the processor and potentially other components in the system.

5.1 Thermal Considerations

The processor TDP is the maximum sustained power that should be used for design of the processor thermal solution. TDP represents an expected maximum sustained power from realistic applications. TDP may be exceeded for short periods of time or if running a "power virus" workload.

The processor integrates multiple CPU and graphics cores on a single die. This may result in differences in the power distribution across the die and must be considered when designing the thermal solution.

Intel Boost Technology allows processor cores and processor graphics cores to run faster than the baseline frequency. It is invoked opportunistically and automatically as long as the processor is conforming to its temperature, power delivery, and current specification limits. When Intel Turbo Boost Technology is enabled:

- Applications are expected to run closer to TDP more often as the processor will attempt to maximize performance by taking advantage of available TDP headroom in the processor package.
- The processor may exceed the TDP for short durations to utilize any available thermal capacitance within the thermal solution. The duration and time of such operation can be limited by platform runtime configurable registers within the processor.
- Thermal solutions and platform cooling that are designed to less than thermal
 design guidance may experience thermal and performance issues since more
 applications will tend to run at or near the maximum power limit for significant
 periods of time.



5.2 Intel® Turbo Boost Technology Power Monitoring

When operating in the Turbo mode, the processor will monitor its own power and adjust the Turbo frequency to maintain the average power within limits over a thermally significant time period. The package, processor core and graphic core powers are estimated using architectural counters and do not rely on any input from the platform.

The following considerations and limitations apply to the Intel Turbo Boost Technology power monitoring:

- Internal power monitoring is calibrated per processor family and is not conducted on a part-by-part basis. Therefore, some difference between actual and reported power may be observed.
- Power monitoring is calibrated with a variety of common, realistic workloads near
 T_{j,Max}. Workloads with power characteristics markedly different from those used
 during the calibration process or lower temperatures may result in increased
 differences between actual and estimated power.
- In the event an uncharacterized workload or power "virus" application were to result in exceeding programmed power limits, the processor Thermal Control Circuitry (TCC) will protect the processor when properly enabled. Adaptive Thermal Monitor must be enabled for the processor to remain within specification.

Note: It is recommended to use TCC Activation Offset to optimize thermal control of the processor while in Turbo. See Section 5.6.1.1 for more information.

5.3 Intel[®] Turbo Boost Technology Power Control

Illustration of Intel Turbo Boost Technology power control is shown in the following sections and figures. Multiple controls operate simultaneously allowing for customization for multiple system thermal and power limitations. These controls allow for Turbo optimizations within system constraints and are accessible using MSR, MMIO, or PECI interfaces.

5.3.1 Package Power Control


Intel Turbo Boost Technology package power control allows for customization in order to implement optimal Turbo within platform power delivery and package thermal solution limitations. The control settings are shown in Table 5-1 while the behavior is illustrated in Figure 5-1.



Table 5-1. Intel® Turbo Boost Technology Package Power Control Settings

MSR: Address:	MSR_TURBO_POWER_LIMIT 610h		
Control	Bit	Default	Description
POWER_LIMIT_1 (PL1)	14:0	SKU TDP	This value sets the exponentially weighted moving average power limit over a long time period. This is normally aligned to the TDP of the part and steady-state cooling capability of the thermal solution. This limit may be set lower than TDP, real-time, for specific needs such as responding to a thermal event. If set lower than TDP, the processor may not be able to honor this limit for all workloads since this control only applies in the Turbo frequency range; a very high powered application may exceed POWER_LIMIT_1, even at non-Turbo frequencies. PL1 limit may be set slightly higher than TDP. If set higher than TDP, the processor could stay at that power level continuously and cooling solution improvements may be required.
POWER_LIMIT_1_TIME (Turbo Time Parameter)	23:17	1 sec	This value is a time parameter that adjusts the algorithm behavior. The exponentially weighted moving average Turbo algorithm will use this parameter to maintain time averaged power at or below POWER_LIMIT_1. The default value is 1 second, but 28 seconds is recommended for most mobile applications.
POWER_LIMIT_2 (PL2)	46:32	1.25 x TDP	Establishes the upper power limit of Turbo operation above TDP, primarily for platform power supply considerations. Power may exceed this limit for up to 10 ms. The default for this limit is 1.25 x nominal TDP. Setting this limit to TDP will limit the processor to only operating up to TDP, but it does not disable Turbo. Because Turbo is opportunistic and power/temperature dependant, many workloads will allow some Turbo frequencies at power at or below TDP.

Figure 5-1. Package Power Control





5.3.2 Power Plane Control

The processor core and graphics core power plane controls allow for customization to implement optimal Turbo within voltage regulator thermal limitations. It is possible to use these power plane controls to protect the voltage regulator from overheating due to extended high currents. Power limiting per plane cannot be ensured in all usages. This function is similar to the package level long duration Turbo control. Graphics Turbo frequencies can be efficiently limited by setting the Secondary Plane Turbo Power Limit to an artificially low setting that may be designed in certain cases. Primary Plane Turbo Power Limit lower settings are bound to the same limits as found in the PACKAGE_MIN_POWER, MSR 0x614[30:16].

5.3.3 Turbo Time Parameter

Turbo Time Parameter' is a mathematical parameter (units in seconds) that controls the Intel Turbo Boost Technology algorithm using an exponentially weighted moving average of energy usage. During a maximum power Turbo event of about 1.25 x TDP, the processor could sustain POWER_LIMIT_2 for up to approximately 1.5 times the Turbo Time Parameter. If the power value and/or 'Turbo Time Parameter' is changed during runtime, it may take a period of time (possibly up to approximately 3 to 5 times the 'Turbo Time Parameter', depending on the magnitude of the change and other factors) for the algorithm to settle at the new control limits. There is an individual Turbo Time parameter associated with Package Power Control and another associated with each power plane.

5.4 Configurable Thermal Design Power (cTDP) and Low Power Mode (LPM)

Configurable TDP (cTDP) and Low Power Mode (LPM) form a new design vector where the processor's behavior and package TDP are dynamically adjusted to a desired system performance and power envelope. Configurable TDP and Low Power Mode technologies are not battery life improvement technologies, but they offer new opportunities to differentiate system design while running active workloads using Intel's premium processor products through scalability, configurability, and adaptability. The scenarios or methods by which each technology is used are customizable but typically involve changes to TDP with a resultant change in performance depending on system's usage. Either technology can be triggered by (but are not limited to) changes in operating system power policies, or hardware events (such as docking a system), flipping a switch, or pressing a button. cTDP and LPM are designed to be configured dynamically and do not require an operating system reboot.

5.4.1 Configurable TDP (cTDP)

Note:

Configurable TDP is limited to a subset of Ultra and Extreme Edition parts but is subject to change.

With cTDP, the processor is now capable of altering the TDP power with an alternate ensured frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired. Configurable TDP can be enabled using an Intel driver or through Hardware / Embedded Controller (EC) firmware.

Implementing cTDP using the DPTF driver is recommended as Intel does not provide specific application or Embedded Controller (EC) source code.



The cTDP consists of three modes as shown in Table 5-2.

Table 5-2. Configurable Thermal Design Power (cTDP) Modes

Mode	Description
Nominal	This is the processor's rated frequency and TDP.
TDP-Up	When extra cooling is available, this mode specifies a higher TDP and higher ensured frequency versus the nominal mode.
TDP-Down	When a cooler or quieter mode of operation is desired, this mode specifies a lower TDP and lower ensured frequency versus the nominal mode.

In each mode, the Intel Turbo Boost Technology power and frequency ranges are reprogrammed and the operating system is given a new effective HFM operating point. The driver assists in all these operations. The cTDP mode does not change the maximum Turbo frequency.

5.4.2 Low Power Mode

Low Power Mode (LPM) can provide an operation point at lower power than TDP-down. By combining several active power limiting techniques, the processor can consume less power while running at equivalent low frequencies. Active power is defined as processor power consumed while a workload is running and does not refer to the power consumed during idle modes of operation. LPM is only available using the Intel DPTF driver.

Through the DPTF driver, LPM can be configured to use each of the following methods to reduce active power:

- Restricting Turbo Boost Power limits and IA core Turbo Boost availability
- Off-Lining core activity (Move processor traffic to a subset of cores)
- Placing an IA Core at LFM or MFM (Minimum Frequency Mode)
- Utilizing IA clock modulation

Off-lining core activity is the ability to execute a workload on a limited subset of cores. in conjunction with a lower Turbo power limit. However, not all processor activity is ensured to be able to shift to a subset of cores. Shifting a workload to a limited subset of cores allows other cores to remain idle and save power. Therefore, when LPM is enabled with core offlining, less power is consumed at equivalent frequencies.

Minimum Frequency Mode (MFM) of operation has been incorporated into the processor to allow clocked frequencies at or below the Low Frequency Mode (LFM). When MFM is lower than LFM, it allows more active power reduction versus LFM.



5.5 Thermal and Power Specifications

The following notes apply to the tables in this section.

Note	Definition
1	The TDPs given are not the maximum power the processor can generate. Analysis indicates that real applications are unlikely to cause the processor to consume the theoretical maximum power dissipation for sustained periods of time.
2	TDP workload may consist of a combination of a processor-core intensive and a graphics-core intensive applications.
3	The thermal solution needs to ensure that the processor temperature does not exceed the maximum junction temperature $(T_{j,max})$ limit, as measured by the DTS and the critical temperature bit.
4	The processor junction temperature is monitored by Digital Temperature Sensors (DTS). For DTS accuracy, refer to Section 5.6.2.1.
5	Digital Thermal Sensor (DTS) based fan speed control is required to achieve optimal thermal performance. Intel recommends full cooling capability well before the DTS reading reaches $T_{j,max}$. An example of this would be $T_{j,max} - 10$ °C.
6	The idle power specifications are not 100% tested. These power specifications are determined by the characterization at higher temperatures and extrapolating the values for the junction temperature indicated.
7	At T _j of T _{j,max}
8	At T _j of 50 °C
9	At T _j of 35 °C
10	Can be modified at runtime by MSR writes, with MMIO and with PECI commands
11	'Turbo Time Parameter' is a mathematical parameter (seconds) that controls the processor Turbo algorithm using a moving average of energy usage. Do not set the Turbo Time Parameter to a value less than 0.1 seconds. Refer to Section 5.3.3 for further information.
12	Shown limit is a time averaged power, based upon the Turbo Time Parameter. Absolute product power may exceed the set limits for short durations or under virus or uncharacterized workloads.
13	Processor will be controlled to specified power limit as described in Section 5.2. If the power value and/or 'Turbo Time Parameter' is changed during runtime, it may take a short period of time (approximately 3 to 5 times the 'Turbo Time Parameter') for the algorithm to settle at the new control limits.
14	This is a hardware default setting and not a behavioral characteristic of the part.
15	For controllable Turbo workloads, limit may be exceeded for up to 10 ms
16	Refer to Table 5-2 for the definitions of 'TDP-Nominal', 'TDP-Up', 'TDP-Down'
17	LPM power level is an opportunistic power and is not an ensured value as usages and implementations may vary. LPM power level assumes 1 core active, processor core frequency at MFM, Graphics Core running at non Turbo frequency, and running an application according to Note 2.
18	Power limits may vary depending on if the product supports the 'TDP-up' and/or 'TDP-down' modes. Default power limits can be found in the PKG_PWR_SKU MSR (614h)
19	Might be changed based on SKU
20	Unlimited max power limit requires the latest BIOS revision.



Table 5-3. Thermal Design Power (TDP) Specifications

Segment	State	Processor Core Frequency	Processor Graphics Core frequency	Thermal Design Power	Units	Notes
	TDP-Up			65		
	TDP-Nominal/HFM	1.9 GHz up to 3.8 GHz		55		
Extreme Edition (XE)	TDP-Down	,	400 MHz up to 1300 MHz	45	w	1, 2, 7, 16, 17,18
	LFM	1200 MHz		40		·
	LPM	800 MHz		35		
Quad Core SV	HFM	2.3 GHz up to 3.7 GHz	350 MHz up to 1250 MHz	45	W	1, 2, 7
	LFM	1200 MHz	1230 11112	35		
Quad Core SV	HFM	2.1 GHz up to 3.1 GHz	350 MHz up to 1050 MHz	35	W	1, 2, 7
	LFM	1200 MHz	1030 14112	30		
Dual Core SV	HFM	2.4 GHz up to 3.6 GHz	350 MHz up to 1250 MHz	35	W	1, 2, 7
	LFM	1200 MHz	1230 11112	30		
	TDP-Up			25		
Dual Core Ultra	TDP-Nominal/HFM	1.7 GHz up to 3.2 GHz		17		
	TDP-Down		350 MHz up to 14 W	W	1, 2, 7, 17, 18	
	LFM	800 MHz		14	7	
	LPM	800 MHz		12.5		

 Table 5-4.
 Junction Temperature Specification

Segment	Symbol	Package Turbo Parameter	Min	Default	Max	Units	Notes
Extreme Edition (XE)	T _J	Junction temperature limit	0	_	105	С	3, 4, 5
Quad Core SV	T _J	Junction temperature limit	0	_	105	С	3, 4, 5
Dual Core SV	T _J	Junction temperature limit	0	_	105	С	3, 4, 5, 16
Ultra	T _J	Junction temperature limit	0	_	105	С	3, 4, 5



Table 5-5. Package Turbo Parameters

Segment	Symbol	Package Turbo Parameter	Min	HW Default	Max	Units	Notes
	Turbo Time Parameter (package)	Turbo long duration time window (POWER_LIMIT_1_TIME in TURBO_POWER_LIMIT MSR 0610h bits [23:17])	N/A	1	N/A	S	10, 11, 14
Extreme Edition (XE)	Long P (package)	'Long duration' Turbo power limit (POWER_LIMIT_1 in TURBO_POWER_LIMIT MSR 0610h bits [14:0])	N/A	55	N/A	w	10, 12, 13, 14
	Short P (package)	'Short duration' Turbo power limit (POWER_LIMIT_2 in TURBO_POWER_LIMIT MSR 0610h bits [46:32])	N/A	1.25 x 55	N/A	W	10, 14, 15
	Turbo Time Parameter (package)	Turbo long duration time window (POWER_LIMIT_1_TIME in TURBO_POWER_LIMIT MSR 0610h bits [23:17])	0.001	1	64	S	10, 11, 14
Quad Core SV (45 W)	Long P (package)	'Long duration' Turbo power limit (POWER_LIMIT_1 in TURBO_POWER_LIMIT MSR 0610h bits [14:0])	36	45	60 / N/A	W	10, 12, 13, 14, 20
	Short P (package)	'Short duration' Turbo power limit (POWER_LIMIT_2 in TURBO_POWER_LIMIT MSR 0610h bits [46:32])	36	1.25 x 45	72 / N/A	w	10, 14, 15, 20
	Turbo Time Parameter (package)	Turbo long duration time window (POWER_LIMIT_1_TIME in TURBO_POWER_LIMIT MSR 0610h bits [23:17])	0.001	1	64	S	10, 11, 14
Quad Core and Dual Core SV (35 W)	Long P (package)	'Long duration' Turbo power limit (POWER_LIMIT_1 in TURBO_POWER_LIMIT MSR 0610h bits [14:0])	24	35	48 / N/A	W	10, 12, 13, 14, 20
	Short P (package)	'Short duration' Turbo power limit (POWER_LIMIT_2 in TURBO_POWER_LIMIT MSR 0610h bits [46:32])	24	1.25 x 35	56 / N/A	W	10, 14, 15, 20
	Turbo Time Parameter (package)	Turbo long duration time window (POWER_LIMIT_1_TIME in TURBO_POWER_LIMIT MSR 0610h bits [23:17])	0.001	1	32	S	10, 11, 14
Dual Core Ultra	Long P (package)	'Long duration' Turbo power limit (POWER_LIMIT_1 in TURBO_POWER_LIMIT MSR 0610h bits [14:0])	0	17	24 / N/A	W	10, 12, 13, 14, 20
	Short P (package)	'Short duration' Turbo power limit (POWER_LIMIT_2 in TURBO_POWER_LIMIT MSR 0610h bits [46:32])	0	1.25 x 17	44 / N/A	W	10, 14, 15, 19, 20



Table 5-6. Idle Power Specifications

Segment	Symbol	Idle Parameter	Min	Тур	Max	Units	Notes
Extreme Edition	P _{C6}	Idle power in the Package C6 state	-	-	3.6	W	6, 9
(XE)	P _{C7}	Idle power in the Package C7state	-	-	3.5	W	6, 9
Quad Core SV	P _{C6}	Idle power in the Package C6 state	-	-	3.1	W	6, 9
45 W	P _{C7}	Idle power in the Package C7state	-	-	3.0	W	6, 9
Dual Core and Quad Core SV	P _{C6}	Idle power in the Package C6 state	-	-	3.0	W	6, 9
35 W	P _{C7}	Idle power in the Package C7state	-	-	2.9	W	6, 9
Dual Core Ultra	P _{C6}	Idle power in the Package C6 state	-	-	2.3	W	6, 9
	P _{C7}	Idle power in the Package C7state	-	-	2.2	W	6, 9

5.6 Thermal Management Features

Thermal management features for the entire processor complex (including the processor core, the graphics core, and integrated memory controller hub) will be referred to as processor package, or by simply the package.

Occasionally the package will operate in conditions that exceed its maximum allowable operating temperature. This can be due to internal overheating or due to overheating in the entire system. To protect processor package and the system from thermal failure, several thermal management features exist to reduce package power consumption and thereby temperature in order to remain within normal operating limits. Furthermore, the processor supports several methods to reduce memory power.

5.6.1 Adaptive Thermal Monitor

The purpose of the Adaptive Thermal Monitor is to reduce processor core power consumption and temperature until it operates at or below its maximum operating temperature. Processor core power reduction is achieved by:

- Adjusting the operating frequency (using the core ratio multiplier) and input voltage (using the SVID bus).
- Modulating (starting and stopping) the internal processor core clocks (duty cycle).

The Adaptive Thermal Monitor can be activated when any package temperature, monitored by a digital thermal sensor (DTS), meets or exceeds its maximum junction temperature specification ($T_{J,max}$) and asserts PROCHOT#. The assertion of PROCHOT# activates the thermal control circuit (TCC), and causes both the processor core and graphics core to reduce frequency and voltage adaptively. The TCC will remain active as long as any package temperature exceeds its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated.



The temperature at which the Adaptive Thermal Monitor activates the thermal control circuit is factory calibrated and is not user configurable. The default value is software visible in the TEMPERATURE_TARGET (1A2h) MSR, bits 23:16. The Adaptive Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. The Adaptive Thermal Monitor is not intended as a mechanism to maintain processor TDP. The system design should provide a thermal solution that can maintain TDP within its intended usage range.

Note: Adaptive Thermal Monitor protection is always enabled.

5.6.1.1 TCC Activation Offset

TCC Activation Offset can be used to activate the TCC at temperatures lower than $T_{J,max}$. It is the preferred thermal protection mechanism for Intel Turbo Boost operation since ACPI passive throttling states will pull the processor out of Turbo mode operation when triggered. An offset (in degrees Celsius) can be written to=[]\TEMPERATURE_TARGET (1A2h) MSR, bits 27:24. This value will be subtracted from the value found in bits 23:16. The default offset is 0 °C, where throttling will occur at $T_{J,max}$. The offset should be set lower than any other protection such as ACPI _PSV trip points.

5.6.1.2 Frequency / Voltage Control


Upon TCC activation, the processor core attempts to dynamically reduce processor core power by lowering the frequency and voltage operating point. The operating points are automatically calculated by the processor core itself and do not require the BIOS to program them as with previous generations of Intel processors. The processor core will scale the operating points such that:

- The voltage will be optimized according to the temperature, the core bus ratio, and number of cores in deep C-states.
- The core power and temperature are reduced while minimizing performance degradation.

Once the temperature has dropped below the maximum operating temperature, operating frequency and voltage transition will go back to the normal system operating point. This is illustrated in Figure 5-2.



Figure 5-2. Frequency and Voltage Ordering



Once a target frequency/bus ratio is resolved, the processor core will transition to the new target automatically.

- On an upward operating point transition, the voltage transition precedes the frequency transition.
- On a downward transition, the frequency transition precedes the voltage transition.

When transitioning to a target core operating voltage, a new VID code to the voltage regulator is issued. The voltage regulator must support dynamic VID steps to support this method.

During the voltage change:

- It will be necessary to transition through multiple VID steps to reach the target operating voltage.
- Each step is 5 mV for Intel MVP-7.0 compliant VRs.
- The processor continues to execute instructions. However, the processor will halt instruction execution for frequency transitions.

If a processor load-based Enhanced Intel SpeedStep Technology/P-state transition (through MSR write) is initiated while the Adaptive Thermal Monitor is active, there are two possible outcomes:

- If the P-state target frequency is higher than the processor core optimized target frequency, the p-state transition will be deferred until the thermal event has been completed.
- If the P-state target frequency is lower than the processor core optimized target frequency, the processor will transition to the P-state operating point.



5.6.1.3 Clock Modulation

If the frequency/voltage changes are unable to end an Adaptive Thermal Monitor event, the Adaptive Thermal Monitor will utilize clock modulation. Clock modulation is done by alternately turning the clocks off and on at a duty cycle (ratio between clock "on" time and total time) specific to the processor. The duty cycle is adjusted dynamically based on the throttling need, and cannot be modified. The period of the duty cycle is configured to 32 microseconds when the TCC is active. Cycle times are independent of processor frequency. A small amount of hysteresis has been included to prevent excessive clock modulation when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the TCC goes inactive and clock modulation ceases. Clock modulation is automatically engaged as part of the TCC activation when the frequency/voltage targets are at their minimum settings. Processor performance will be decreased by the same amount as the duty cycle when clock modulation is active. Snooping and interrupt processing are performed in the normal manner while the TCC is active.

5.6.2 Digital Thermal Sensor

Each processor execution core has an on-die Digital Thermal Sensor (DTS) that detects the core's instantaneous temperature. The DTS is the preferred method of monitoring processor die temperature because:

- It is located near the hottest portions of the die.
- It can accurately track the die temperature and ensure that the Adaptive Thermal Monitor is not excessively activated.

Temperature values from the DTS can be retrieved through:

- A software interface using the processor Model Specific Register (MSR).
- A processor hardware interface as described in Section 5.6.6, "Platform Environment Control Interface (PECI)" on page 84.

Note:

When temperature is retrieved by the processor MSR, it is the instantaneous temperature of the given core. When temperature is retrieved using PECI, it is the average of the highest DTS temperature in the package over a 256 ms time window. Intel recommends using the PECI reported temperature for platform thermal control that benefits from averaging, such as fan speed control. The average DTS temperature may not be a good indicator of package Adaptive Thermal Monitor activation or rapid increases in temperature that triggers the Out of Specification status bit within the PACKAGE_THERM_STATUS MSR 1B1h and IA32_THERM_STATUS MSR 19Ch.

Note:

Code execution is halted in C1–C7. Package temperature can still be monitored through PECI in lower C-states. It is not recommended to read the package temperature using the processor MSR while in any C-state. Doing this will bring a core back into C0.

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor $(T_{j,max})$, regardless of TCC activation offset. It is the responsibility of software to convert the relative temperature to an absolute temperature. The absolute reference temperature is readable in the TEMPERATURE_TARGET MSR 1A2h. The temperature returned by the DTS is an implied negative integer indicating the relative offset from $T_{j,max}$. The DTS does not report temperatures greater than $T_{i,max}$.



The DTS-relative temperature readout directly impacts the Adaptive Thermal Monitor trigger point. When a package DTS indicates that it has reached the TCC activation (a reading of 0h, except when the TCC activation offset is changed), the TCC will activate and indicate a Adaptive Thermal Monitor event. A TCC activation will lower both IA core and graphics core frequency, voltage or both.

Changes to the temperature can be detected using two programmable thresholds located in the processor thermal MSRs. These thresholds have the capability of generating interrupts using the core's local APIC. Refer to the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manuals for specific register and programming details.

5.6.2.1 Digital Thermal Sensor Accuracy (Taccuracy)

The error associated with DTS measurement will not exceed ± 5 °C at $T_{j,max}$. The DTS measurement within the entire operating range will meet a ± 5 °C accuracy.

5.6.2.2 Fan Speed Control with Digital Thermal Sensor

Digital Thermal Sensor based fan speed control (T_{FAN}) is a recommended feature to achieve optimal thermal performance. At the T_{FAN} temperature, Intel recommends full cooling capability well before the DTS reading reaches $T_{j,max}$. An example of this would be $T_{FAN} = T_{j,max} - 10$ °C.

5.6.3 PROCHOT# Signal

PROCHOT# (processor hot) is asserted when the processor core temperature has reached its maximum operating temperature ($T_{j,max}$). See Figure 5-2, "Frequency and Voltage Ordering" on page 79 for a timing diagram of the PROCHOT# signal assertion relative to the Adaptive Thermal Response. Only a single PROCHOT# pin exists at a package level. When any core arrives at the TCC activation point, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling.

Note: Bus snooping and interrupt latching are active while the TCC is active.

Note: For the package C7 state, PROCHOT# may de-assert for the duration of the C7 state residency, even if the processor enters the idle state operating at the TCC activation temperature. The PECI interface is fully operational during all C-states and it is expected that the platform continues to manage processor package thermals, even during idle states by regularly polling for thermal data over PECI.

5.6.3.1 Bi-Directional PROCHOT#

By default, the PROCHOT# signal is defined as an output only. However, the signal may be configured as bi-directional. When configured as a bi-directional signal, PROCHOT# can be used for thermally protecting other platform components should they overheat as well. When PROCHOT# is driven by an external device:

- the package will immediately transition to the minimum operation points (voltage and frequency) supported by the processor and graphics cores. This is contrary to the internally-generated Adaptive Thermal Monitor response.
- · Clock modulation is not activated.



The TCC will remain active until the system de-asserts PROCHOT#. The processor can be configured to generate an interrupt upon assertion and de-assertion of the PROCHOT# signal.

Note:

Toggling PROCHOT# more than once in 1.5 ms period will result in constant Pn state of the processor.

5.6.3.2 Voltage Regulator Protection versus PROCHOT#

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and activate the TCC when the temperature limit of the VR is reached. By asserting PROCHOT# (pulled low) and activating the TCC, the VR will cool down as a result of reduced processor power consumption. Bi-directional PROCHOT# can allow VR thermal designs to target thermal design current (I_{CCTDC}) instead of maximum current. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. Overall, the system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP.

5.6.3.3 Thermal Solution Design and PROCHOT# Behavior

With a properly designed and characterized thermal solution, it is anticipated that PROCHOT# will only be asserted for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable.

However, an under-designed thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may:

- Cause a noticeable performance loss.
- Result in prolonged operation at or above the specified maximum junction temperature and affect the long-term reliability of the processor.
- May be incapable of cooling the processor even when the TCC is active continuously (in extreme situations).

5.6.3.4 Low-Power States and PROCHOT# Behavior

If the processor enters a low-power package idle state such as C3 or C6/C7 with PROCHOT# asserted, PROCHOT# will remain asserted until:

- The processor exits the low-power state.
- The processor junction temperature drops below the thermal trip point.

For the package C7 state, PROCHOT# may de-assert for the duration of C7 state residency even if the processor enters the idle state operating at the TCC activation temperature. The PECI interface is fully operational during all C-states and it is expected that the platform continues to manage processor core and package thermals, even during idle states by regularly polling for thermal data over PECI.



5.6.3.5 THERMTRIP# Signal

Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the package will automatically shut down when the silicon has reached an elevated temperature that risks physical damage to the product. At this point the THERMTRIP# signal will go active.

5.6.3.6 Critical Temperature Detection

Critical Temperature detection is performed by monitoring the package temperature. This feature is intended for graceful shutdown before the THERMTRIP# is activated. However, the processor execution is not ensured between critical temperature and THERMTRIP#. If the Adaptive Thermal Monitor is triggered and the temperature remains high, a critical temperature status and sticky bit are latched in the PACKAGE_THERM_STATUS MSR 1B1h and also generates a thermal interrupt if enabled. For more details on the interrupt mechanism, refer to the Intel® 64 and IA-32 Architectures Software Developer's Manuals.

5.6.4 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption using clock modulation. This mechanism is referred to as "On-Demand" mode and is distinct from Adaptive Thermal Monitor and bi-directional PROCHOT#. The processor platforms must not rely on software usage of this mechanism to limit the processor temperature. On-Demand Mode can be done using processor MSR or chipset I/O emulation.

On-Demand Mode may be used in conjunction with the Adaptive Thermal Monitor. However, if the system software tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode. If the I/O based and MSR-based On-Demand modes are in conflict, the duty cycle selected by the I/O emulation-based On-Demand mode will take precedence over the MSR-based On-Demand Mode.

5.6.4.1 MSR Based On-Demand Mode

If Bit 4 of the IA32_CLOCK_MODULATION MSR is set to a 1, the processor will immediately reduce its power consumption using modulation of the internal core clock, independent of the processor temperature. The duty cycle of the clock modulation is programmable using Bits 3:1 of the same IA32_CLOCK_MODULATION MSR. In this mode, the duty cycle can be programmed in either 12.5% or 6.25% increments (discoverable using CPUID). Thermal throttling using this method will modulate each processor core's clock independently.

5.6.4.2 I/O Emulation-Based On-Demand Mode

I/O emulation-based clock modulation provides legacy support for operating system software that initiates clock modulation through I/O writes to ACPI defined processor clock control registers on the chipset (PROC_CNT). Thermal throttling using this method will modulate all processor cores simultaneously.



5.6.5 Memory Thermal Management

The integrated memory controller (IMC) provides thermal protection for system memory DIMMs using memory bandwidth throttling. Like processor package throttling, memory throttling is initiated based on temperature. The IMC offers two levels of throttling (warm and hot). The temperature and the amount of bandwidth reduced while throttling is programmable for the warm and hot trip points through memory mapped I/O registers.

Memory temperature can be read directly by a physical thermal sensor on the DIMM (TS-on-DIMM) or a physical temperature sensor placed on the motherboard (TS-on-Board). Memory throttling based on physical temperature sensor readings is known as Closed Loop Thermal Throttling (CLTT). The memory temperature readings are reported from the platform to the memory controller using PECI.

If no physical thermal sensor is available, the memory controller can estimate the temperature based on memory activity. Memory thermal throttling that is initiated with no direct temperature reading is known as Open Loop Thermal Throttling (OLTT). The processor features the Virtual Temperature Sensor (VTS) for OLTT.

5.6.6 Platform Environment Control Interface (PECI)

The Platform Environment Control Interface (PECI) is a one-wire interface that provides a communication channel between Intel processor and chipset components to external monitoring devices. The processor implements a PECI interface to allow communication of processor thermal information to other devices on the platform. The processor provides a digital thermal sensor (DTS) for fan speed control. The DTS is calibrated at the factory to provide a digital representation of relative processor temperature. Averaged DTS values are read using the PECI interface.

The PECI physical layer is a self-clocked one-wire bus that begins each bit with a driven, rising edge from an idle level near zero volts. The duration of the signal driven high depends on whether the bit value is a Logic 0 or Logic 1. PECI also includes variable data transfer rate established with every message. The single wire interface provides low board routing overhead for the multiple load connections in the congested routing area near the processor and chipset components. Bus speed, error checking, and low protocol overhead provides adequate link bandwidth and reliability to transfer critical device operating conditions and configuration information.

§ §



Signal Description

This chapter describes the processor signals. They are arranged in functional groups according to their associated interface or category. The following notations are used to describe the signal type.

Notations	Signal Type
I	Input Signal
0	Output Signal
I/O	Bi-directional Input/Output Signal

The signal description also includes the type of buffer used for the particular signal (see Table 6-1).

Table 6-1. Signal Description Buffer Types

Signal	Description
PCI Express*	PCI Express* interface signals. These signals are compatible with PCI Express* 3.0 Signalling Environment AC Specifications and are AC coupled. The buffers are not 3.3-V tolerant. Refer to the PCIe specification.
eDP	Embedded Display Port interface signals. These signals are compatible with VESA Revision 1.1a DP specifications and the interface is AC coupled. The buffers are not 3.3-V tolerant.
Intel FDI	Intel Flexible Display interface signals. These signals are based on PCI Express* 2.0 Signaling Environment AC Specifications (2.7 GT/s), but are DC coupled. The buffers are not 3.3-V tolerant.
DMI	Direct Media Interface signals. These signals are compatible with PCI Express* 2.0 Signaling Environment AC Specifications, but are DC coupled. The buffers are not 3.3-V tolerant.
CMOS	CMOS buffers.
DDR3	DDR3 buffers: 1.5-V tolerant
DDR3L	DDR3L buffers: 1.35-V tolerant.
А	Analog reference or output. May be used as a threshold voltage or for buffer compensation
Ref	Voltage reference signal
Asynchronous ¹	Signal has no timing relationship with any reference clock.

Note:1. Qualifier for a buffer type.



6.1 System Memory Interface Signals

Table 6-2. Memory Channel A Signals

Signal Name Description Bank Select: These signals define which banks are selected within each SDRAM rank. SA_BS[2:0] Bank Select: These signals define which banks are selected within each SDRAM rank. SA_WE# Write Enable Control Signal: This signal is used with SA_RAS# and SA_CAS# (along with SA_CS#) to define the SDRAM Commands. SA_RAS# RAS Control Signal: This signal is used with SA_CAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. CAS Control Signal: This signal is used with SA_RAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. Data Strobes: SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] Data Strobes: SA_DQS[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write transactions. SA_DQS[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. J/O DDR3 SA_MA[15:0] SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK[3:0] SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of the command and control signals on the SDRAM. SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal pair complement SA_CK# are used to sample the command and clock signal signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM compo			
SA_BS[2:0] each SDRAM rank. SA_WE# Write Enable Control Signal: This signal is used with SA_RAS# and SA_CAS# (along with SA_CS#) to define the SDRAM Commands. SA_RAS# RAS Control Signal: This signal is used with SA_CAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. SA_CAS# (along with SA_CS#) to define the SRAM Commands. CAS Control Signal: This signal is used with SA_CAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. DDR3 SA_DQS[7:0] CAS Control Signal: This signal is used with SA_RAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. DDR3 SA_DQS[7:0] Data Strobes: SA_DQS[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write DDR3 SA_DQ[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. J(O DDR3 SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK#[3:0] SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM ranks. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM ranks. Signals 3:2 a	Signal Name	Description	
SA_CAS# (along with SA_CS#) to define the SDRAM Commands. SA_RAS# RAS Control Signal: This signal is used with SA_CAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. SA_CAS# CAS Control Signal: This signal is used with SA_RAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. DDR3 SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] SA_DQS[7:0] Data Strobes: SA_DQS[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS[7:0] during read and write transactions. J/O DDR3 SA_DQ[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. J/O DDR3 SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK#[3:0] SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. SIgnals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system.	SA_BS[2:0]		_
SA_CAS# (along with SA_CS#) to define the SRAM Commands. DDR3 SA_CAS# CAS Control Signal: This signal is used with SA_RAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands. Data Strobes: SA_DQS[7:0] SA_DQS#[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write transactions. SA_DQ[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. I/O DDR3 SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK#[3:0] SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complements. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. O DDR3	SA_WE#		
SA_CAS# (along with SA_CS#) to define the SRAM Commands. DDR3 SA_DQS[7:0] SA_DQS#[7:0] SA_DQS#[7:0] SA_DQS#[7:0] SA_DQS#[7:0] SA_DQS[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write transactions. SA_DQ[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. J/O DDR3 SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. SDRAM Inverted Differential Clock: Channel A SDRAM Differential Clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAM during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. ODDR3 SA_ODT[3:0] On Die Termination: Active Termination Control.	SA_RAS#		_
SA_DQS[7:0] up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write DDR3 SA_DQ[63:0] Data Bus: Channel A data signal interface to the SDRAM data bus. I/O DDR3 SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select Operation of the active State. There is one Chip Select Operation of the active State. There is one Chip Select Operation of the active State. SA_ODI[3:0] On Die Termination: Active Termination Control.	SA_CAS#		_
SA_DQ[63:0] SA_MA[15:0] Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. O DDR3 Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select ODDR3 SA_ODT[3:0] On Die Termination: Active Termination Control.	SA_DQS[7:0] SA_DQS#[7:0]	up a differential strobe pair. The data is captured at the crossing point of SA_DQS[7:0] and its SA_DQS#[7:0] during read and write	, -
SA_MA[15:0] row and column address to the SDRAM. SDRAM Differential Clock: Channel A SDRAM Differential clock signal pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK#[3:0] SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select Oparticular SDRAM components during the active state. There is one Chip Select Oparticular SDRAM components during the active state. There is one Chip Select Oparticular SDRAM components during the active state. On DDR3 SA_ODT[3:0] On Die Termination: Active Termination Control.	SA_DQ[63:0]	Data Bus: Channel A data signal interface to the SDRAM data bus.	, -
pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system. SA_CK#[3:0] SDRAM Inverted Differential Clock: Channel A SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to:	SA_MA[15:0]	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM.	_
SA_CK#[3:0] clock signal-pair complement. Signals 3:2 are used only for 2 DPC system. Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. On DDR3 On Die Termination: Active Termination Control.	SA_CK[3:0]	pair. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM.	_
• Initialize the SDRAMs during power-up. • Power-down SDRAM ranks. • Place all SDRAM ranks into and out of self-refresh during STR. • Signals 3:2 are used only for 2 DPC system. Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. On DDR3 On Die Termination: Active Termination Control.	SA_CK#[3:0]	clock signal-pair complement.	_
SA_CS#[3:0] SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Signals 3:2 are used only for 2 DPC system. On Die Termination: Active Termination Control.	SA_CKE[3:0]	 Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. 	_
I SA ODTIBOLI I	SA_CS#[3:0]	SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	_
	SA_ODT[3:0]		_



Table 6-3. Memory Channel B Signals

Signal Name	Description	Direction/ Buffer Type
SB_BS[2:0]	Bank Select: These signals define which banks are selected within each SDRAM rank.	O DDR3
SB_WE#	Write Enable Control Signal: This signal is used with SB_RAS# and SB_CAS# (along with SB_CS#) to define the SDRAM Commands.	O DDR3
SB_RAS#	RAS Control Signal: This signal is used with SB_CAS# and SB_WE# (along with SB_CS#) to define the SRAM Commands.	O DDR3
SB_CAS#	CAS Control Signal: This signal is used with SB_RAS# and SB_WE# (along with SB_CS#) to define the SRAM Commands.	O DDR3
SB_DQS[7:0] SB_DQS#[7:0]	Data Strobes: SB_DQS[7:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SB_DQS[8:0] and its SB_DQS#[7:0] during read and write transactions.	I/O DDR3
SB_DQ[63:0]	Data Bus: Channel B data signal interface to the SDRAM data bus.	I/O DDR3
SB_MA[15:0]	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM.	O DDR3
SB_CK[3:0]	SDRAM Differential Clock: Channel B SDRAM Differential clock signal pair. The crossing of the positive edge of SB_CK and the negative edge of its complement SB_CK# are used to sample the command and control signals on the SDRAM. Signals 3:2 are used only for 2 DPC system	O DDR3
SB_CK#[3:0]	SDRAM Inverted Differential Clock: Channel B SDRAM Differential clock signal-pair complement. Signals 3:2 are used only for 2 DPC system.	O DDR3
SB_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. Signals 3:2 are used only for 2 DPC system.	O DDR3
SB_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank. Bits [3:2] are used only for 2 DPC system.	O DDR3
SB_ODT[3:0]	On Die Termination: Active Termination Control. Bits [3:2] are used only for 2 DPC system.	O DDR3



6.2 Memory Reference and Compensation Signals

Table 6-4. Memory Reference and Compensation

Signal Name	Description	Direction/ Buffer Type
SM_RCOMP[2:0]	System Memory Impedance Compensation:	I/O A
SM_VREF	DDR3/DDR3L/DDR3L-RS Reference Voltage: This signal is used as a reference voltage to the DDR3/DDR3L/DDR3L-RS controller.	I A
SA_DIMM_VREFDQ SB_DIMM_VREFDQ	Memory Channel A/B DIMM DQ Voltage Reference: These output pins are connected to the DIMMs, and are programmed to have a reference voltage with optimized margin. The nominal source impedance for these pins is $150~\Omega$. The step size is 7.7 mV for DDR3 (with no load) and 6.99 mV for DDR3L/DDR3L-RS (with no load).	O A

6.3 Reset and Miscellaneous Signals

Table 6-5. Reset and Miscellaneous Signals

Signal Name	Description	Direction/ Buffer Type
CFG[17:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. • CFG[1:0]: Reserved configuration lane. A test point may be placed on the board for this lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. — 1 = Normal operation — 0 = Lane numbers reversed • CFG[3]: Reserved • CFG[4]: eDP enable — 1 = Disabled — 0 = Enabled • CFG[6:5]: PCI Express* Bifurcation: — 00 = 1 x8, 2 x4 PCI Express* — 01 = reserved — 10 = 2 x8 PCI Express* — 11 = 1 x16 PCI Express* • CFG[17:7]: Reserved configuration lanes. A test point may be placed on the board for these pins.	I CMOS
PM_SYNC	Power Management Sync: A sideband signal to communicate power management status from the platform to the processor.	I CMOS
RESET#	Platform Reset pin driven by the PCH.	I CMOS
RSVD RSVD_TP RSVD_NCTF	Reserved: All signals that are RSVD and RSVD_NCTF must be left unconnected on the board. However, Intel recommends that all RSVD_TP signals have via test points.	No Connect Test Point Non-Critical to Function
SM_DRAMRST#	DDR3 DRAM Reset: Reset signal from processor to DRAM devices. One common to all channels.	O CMOS



6.4 PCI Express*-based Interface Signals

Table 6-6. PCI Express* Graphics Interface Signals

Signal Name	Description	Direction/ Buffer Type
PEG_ICOMPI	PCI Express* Input Current Compensation	I A
PEG_ICOMPO	PCI Express* Current Compensation	I A
PEG_RCOMPO	PCI Express* Resistance Compensation	I A
PEG_RX[15:0] PEG_RX#[15:0]	PCI Express* Receive Differential Pair	I PCI Express*
PEG_TX[15:0] PEG_TX#[15:0]	PCI Express* Transmit Differential Pair	O PCI Express*

6.5 Embedded DisplayPort* (eDP*) Signals

Table 6-7. Embedded DisplayPort* Signals

Signal Name	Description	Direction/ Buffer Type
eDP_TX[3:0] eDP_TX#[3:0]	Embedded DisplayPort Transmit Differential Pair	O Diff
eDP_AUX eDP_AUX#	Embedded DisplayPort Auxiliary Differential Pair	I/O Diff
eDP_HPD#	Embedded DisplayPort Hot Plug Detect	I Asynchronous CMOS
eDP_COMPIO	Embedded DisplayPort Current Compensation	I A
eDP_ICOMPO	Embedded DisplayPort Current Compensation	I A
DPLL_REF_CLK DPLL_REF_CLK#	Embedded DisplayPort Reference Clock Differential Pair	I Diff

6.6 Intel[®] Flexible Display (Intel[®] FDI) Interface Signals

Table 6-8. Intel[®] Flexible Display (Intel[®] FDI) Interface (Sheet 1 of 2)

Signal Name	Description	Direction/ Buffer Type
FDI0_TX[3:0] FDI0_TX#[3:0]	Intel® Flexible Display Interface Transmit Differential Pair: Pipe A	O FDI
FDI0_FSYNC[0]	Intel® Flexible Display Interface Frame Sync: Pipe A	I CMOS
FDI0_LSYNC[0]	Intel® Flexible Display Interface Line Sync: Pipe A	I CMOS



Table 6-8. Intel[®] Flexible Display (Intel[®] FDI) Interface (Sheet 2 of 2)

Signal Name	Description	Direction/ Buffer Type
FDI1_TX[3:0] FD1I_TX#[3:0]	Intel® Flexible Display Interface Transmit Differential Pair: Pipe B and C	O FDI
FDI1_FSYNC[1]	Intel® Flexible Display Interface Frame Sync: Pipe B and C	I CMOS
FDI1_LSYNC[1]	Intel® Flexible Display Interface Line Sync: Pipe B and C	I CMOS
FDI_INT	Intel® Flexible Display Interface Hot-Plug Interrupt	I Asynchronous CMOS

6.7 Direct Media Interface (DMI) Signals

Table 6-9. Direct Media Interface (DMI) Signals – Processor to PCH Serial Interface

Signal Name	Description	Direction/ Buffer Type
DMI_RX[3:0] DMI_RX#[3:0]	DMI Input from PCH : Direct Media Interface receive differential pair.	I DMI
DMI_TX[3:0] DMI_TX#[3:0]	DMI Output to PCH : Direct Media Interface transmit differential pair.	O DMI

6.8 Phase Lock Loop (PLL) Signals

Table 6-10. Phase Lock Loop (PLL) Signals

Signal Name	Description	Direction/ Buffer Type
BCLK BCLK#	Differential bus clock input to the processor	I Diff Clk
DPLL_REF_CLK DPLL_REF_CLK#	Embedded Display Port PLL Differential Clock In: 120 MHz.	I Diff Clk

6.9 Test Access Points (TAP) Signals

Table 6-11. Test Access Points (TAP) Signals (Sheet 1 of 2)

Signal Name	Description	Direction/ Buffer Type
BPM#[7:0]	Breakpoint and Performance Monitor Signals: These signals are outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O CMOS
BCLK_ITP BCLK_ITP#	These signals are connected in parallel to the top side debug probe to enable debug capacities.	I
DBR#	DBR# is used only in systems where no debug port is implemented on the system board. DBR# is used by a debug port interposer so that an in-target probe can drive system reset.	0



Table 6-11. Test Access Points (TAP) Signals (Sheet 2 of 2)

Signal Name	Description	Direction/ Buffer Type
PRDY#	PRDY# is a processor output used by debug tools to determine processor debug readiness.	O Asynchronous CMOS
PREQ#	PREQ# is used by debug tools to request debug operation of the processor.	I Asynchronous CMOS
TCK	Test Clock : This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). TCK must be driven low or allowed to float during power on Reset.	I CMOS
TDI	Test Data In: This signal transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.	I CMOS
TDO	Test Data Out : This signal transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support.	O Open Drain
TMS	Test Mode Select : A JTAG specification support signal used by debug tools.	I CMOS
TRST#	Test Reset : This signal resets the Test Access Port (TAP) logic. TRST# must be driven low during power on Reset.	I CMOS

6.10 Error and Thermal Protection Signals

Table 6-12. Error and Thermal Protection Signals

Signal Name	Description	Direction/ Buffer Type
CATERR#	Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this for non-recoverable machine check errors or other unrecoverable internal errors. On the processor, CATERR# is used for signaling the following types of errors: Legacy MCERRs – CATERR# is asserted for 16 BCLKs. Legacy IERRs – CATERR# remains asserted until warm or cold reset.	O CMOS
PECI	PECI (Platform Environment Control Interface): A serial sideband interface to the processor, it is used primarily for thermal, power, and error management.	I/O Asynchronous
PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	CMOS Input/ Open-Drain Output
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# signal.	O Asynchronous CMOS



6.11 Power Sequencing Signals

Table 6-13. Power Sequencing Signals

Signal Name	Description	Direction/ Buffer Type
SM_DRAMPWROK	SM_DRAMPWROK Processor Input: Connects to PCH DRAMPWROK.	I Asynchronous CMOS
UNCOREPWRGOOD	The processor requires this input signal to be a clean indication that the $V_{\rm CCSA}$, $V_{\rm CCIO}$, $V_{\rm AXG}$, and $V_{\rm DDQ}$, power supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state. This is connected to the PCH PROCPWRGD signal.	I Asynchronous CMOS
SKTOCC# (rPGA only) PROC_DETECT# (BGA)	SKTOCC# (Socket Occupied) / PROC_DETECT (Processor Detect): This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present.	
PROC_SELECT#	Processor Select: This signal is an output that indicates if the processor used is 2nd Generation Intel® Core™ processor family mobile or Mobile 3rd Generation Intel® Core™ processor family / Mobile Intel® Pentium® processor family / Mobile Intel® Celeron® processor family. For 2nd Generation Intel® Core™ processor family mobile, the output will be high. For Mobile 3rd Generation Intel® Core™ processor family / Mobile Intel® Pentium® processor family / Mobile Intel® Celeron® processor family, the output will be low.	0
VCCIO_SEL	Voltage selection for VCCIO: This output signal was initially intended to select the I/O voltage depending on the processor being used. Since the V _{CCIO} voltage is the same for 2nd Generation Intel [®] Core™ processor family mobile and Mobile 3rd Generation Intel [®] Core™ processor family / Mobile Intel [®] Pentium [®] processor family / Mobile Intel [®] Pentium [®] the usage of this signal was changed as follows: This signal should not be used.	0



Processor Power Signals 6.12

Table 6-14. Processor Power Signals

Signal Name	Description	Direction/ Buffer Type
VCC	Processor core power rail.	Ref
VCCIO	Processor power for I/O.	Ref
VDDQ	Processor I/O supply voltage for DDR3.	Ref
VAXG	Graphics core power supply.	Ref
VCCPLL	VCCPLL provides isolated power for internal processor PLLs.	Ref
VCCSA	System Agent power supply.	Ref
VCCPQE (BGA Only)	Filtered, low noise derivative of $V_{\mbox{\footnotesize{CCIO}}}.$ Load current is less than 1 mA.	Ref
VCCDQ (BGA Only)	Filtered, low noise derivative of $V_{\mbox{\scriptsize DDQ}}.$ Load current is less than 1 mA.	Ref
VIDSOUT VIDSCLK VIDALERT#	VIDALERT#, VIDSCLK, and VIDSCLK comprise a three signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers. This serial VID interface replaces the parallel VID interface on previous processors.	CMOS I/ OD O OD O CMOS I
VCCSA_VID[1] ¹	Voltage selection for VCCSA: For the platforms, this signal must have a pull-down resistor to ground. The output may be high or low, and may change dynamically.	O CMOS
VCCSA_VID[0] ¹	Voltage selection for VCCSA: For 2nd Generation Intel [®] Core [™] processor family mobile, the output will be low. For Mobile 3rd Generation Intel [®] Core [™] processor family / Mobile Intel [®] Pentium [®] processor family / Mobile Intel [®] Celeron [®] processor family, the output may be high or low, and may change dynamically.	O CMOS

6.13 **Sense Signals**

Table 6-15. Sense Signals (Sheet 1 of 2)

Signal Name	Description	Direction/ Buffer Type
VCC_SENSE VSS_SENSE	VCC_SENSE and VSS_SENSE provide an isolated, low impedance connection to the processor core voltage and ground. They can be used to sense or measure voltage near the silicon.	O Analog
VAXG_SENSE VSSAXG_SENSE	VAXG_SENSE and VSSAXG_SENSE provide an isolated, low impedance connection to the $V_{\rm AXG}$ voltage and ground. They can be used to sense or measure voltage near the silicon.	O Analog
VCCIO_SENSE VSS_SENSE_VCCIO	VCCIO_SENSE and VSS_SENSE_VCCIO provide an isolated, low impedance connection to the processor VCCIO voltage and ground. They can be used to sense or measure voltage near the silicon.	O Analog
VDDQ_SENSE VSSD_SENSE	VDDQ_SENSE and VSSD_SENSE provides an isolated, low impedance connection to the V _{DDQ} voltage and ground. They can be used to sense or measure voltage near the silicon.	O Analog

Note:1. The VCCSA_VID can toggle at most once in 500 uS; The slew rate of VCCSA_VID is 1 V/nS.



Table 6-15. Sense Signals (Sheet 2 of 2)

Signal Name	Description	Direction/ Buffer Type
VDDQ_SENSE VSS_SENSE_VDDQ	VDDQ_SENSE and VSS_SENSE_VDDQ provides an isolated, low impedance connection to the $V_{\rm DDQ}$ voltage and ground. They can be used to sense or measure voltage near the silicon.	O Analog
VCCSA_SENSE	VCCSA_SENSE provide an isolated, low impedance connection to the processor system agent voltage. It can be used to sense or measure voltage near the silicon.	O Analog
VCC_VAL_SENSE VSS_VAL_SENSE	VCC Validation Sense.	O Analog
VAXG_VAL_SENSE VSSAXG_VAL_SENSE	VAXG Validation Sense.	O Analog

6.14 Ground and Non-Critical to Function (NCTF) Signals

Table 6-16. Ground and Non-Critical to Function (NCTF) Signals

Signal Name	Description	Direction/ Buffer Type
VSS	Processor ground node	GND
VSS_NCTF (BGA Only)	Non-Critical to Function: These signals are for package mechanical reliability.	
DC_TEST_xx# (BGA Only)	Daisy Chain: These signals are for solder joint reliability and non-critical to function.	

6.15 Processor Internal Pull-Up / Pull-Down Resistors

Table 6-17. Processor Internal Pull-Up / Pull-Down Resistors

Signal Name	Pull-Up / Pull-Down	Rail	Value
BPM[7:0]	Pull Up	VCCIO	65-165 Ω
PRDY#	Pull Up	VCCIO	65-165 Ω
PREQ#	Pull Up	VCCIO	65-165 Ω
TCK	Pull Down	VSS	5-15 kΩ
TDI	Pull Up	VCCIO	5-15 kΩ
TMS	Pull Up	VCCIO	5-15 kΩ
TRST#	Pull Up	VCCIO	5-15 kΩ
CFG[17:0]	Pull Up	VCCIO	5-15 kΩ

§§



7 Electrical Specifications

7.1 Power and Ground Pins

The processor has VCC, VCCIO, VDDQ, VCCPLL, VCCSA, VAXG, and VSS (ground) inputs for on-chip power distribution. All power pins must be connected to their respective processor power planes, while all VSS pins must be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I*R drop. The VCC pins and VAXG pins must be supplied with the voltage determined by the processor Serial Voltage I Dentification (SVID) interface. Table 7.4 specifies the voltage level for the various VIDs.

7.2 Decoupling Guidelines

Due to its large number of transistors and high internal clock speeds, the processor is capable of generating large current swings between low- and full-power states. To keep voltages within specification, output decoupling must be properly designed.

Caution:

Design the board to ensure that the voltage provided to the processor remains within the specifications listed in Table 7-3. Failure to do so can result in timing violations or reduced lifetime of the processor.

7.2.1 Voltage Rail Decoupling

The voltage regulator solution must:

- provide sufficient decoupling to compensate for large current swings generated during different power mode transitions.
- provide low parasitic resistance from the regulator to the socket.
- meet voltage and current specifications as defined in Table 7-3.

7.2.2 PLL Power Supply

An on-die PLL filter solution is implemented on the processor.



7.3 Voltage Identification (VID)

The processor uses three signals for the serial voltage identification interface to support automatic selection of voltages. Table 7.4 specifies the voltage level corresponding to the eight bit VID value transmitted over serial VID. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself. See the *VR12/IMVP7 PWM Specification* for further details. The VID codes will change due to temperature and/or current load changes in order to minimize the power of the part. A voltage range is provided in Table 7.4. The specifications are set so that one voltage regulator can operate with all supported frequencies.

Individual processor VID values may be set during manufacturing so that two devices at the same core frequency may have different default VID settings. This is shown in the VID range values in Table 7-5. The processor provides the ability to operate while transitioning to an adjacent VID and its associated voltage. This will represent a DC shift in the loadline.

Note:

Transitions above the maximum specified VID are not permitted. Table 7-5 includes VID step sizes and DC shift ranges. Minimum and maximum voltages must be maintained. At condition outside functional operation condition limits, neither functionality nor long term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded on exposure to conditions exceeding the functional operation condition limits.

The VR used must be capable of regulating its output to the value defined by the new VID values issued. DC specifications for dynamic VID transitions are included in Table 7-5 and Table 7-10.

Table 7-1. IMVP7 Voltage Identification Definition (Sheet 1 of 3)

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	HEX		V _{CC_MAX}
0	0	0	0	0	0	0	0	0	0	0.00000
0	0	0	0	0	0	0	1	0	1	0.25000
0	0	0	0	0	0	1	0	0	2	0.25500
0	0	0	0	0	0	1	1	0	3	0.26000
0	0	0	0	0	1	0	0	0	4	0.26500
0	0	0	0	0	1	0	1	0	5	0.27000
0	0	0	0	0	1	1	0	0	6	0.27500
0	0	0	0	0	1	1	1	0	7	0.28000
0	0	0	0	1	0	0	0	0	8	0.28500
0	0	0	0	1	0	0	1	0	9	0.29000
0	0	0	0	1	0	1	0	0	Α	0.29500
0	0	0	0	1	0	1	1	0	В	0.30000
0	0	0	0	1	1	0	0	0	С	0.30500
0	0	0	0	1	1	0	1	0	D	0.31000
0	0	0	0	1	1	1	0	0	Е	0.31500
0	0	0	0	1	1	1	1	0	F	0.32000
0	0	0	1	0	0	0	0	1	0	0.32500
0	0	0	1	0	0	0	1	1	1	0.33000
0	0	0	1	0	0	1	0	1	2	0.33500
0	0	0	1	0	0	1	1	1	3	0.34000
0	0	0	1	0	1	0	0	1	4	0.34500
0	0	0	1	0	1	0	1	1 5		0.35000
0	0	0	1	0	1	1	0	1 6		0.35500
0	0	0	1	0	1	1	1	1	7	0.36000

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	HEX		V _{CC_MAX}	
1	0	0	0	0	0	0	0	8	0	0.88500	
1	0	0	0	0	0	0	1	8	1	0.89000	
1	0	0	0	0	0	1	0	8	2	0.89500	
1	0	0	0	0	0	1	1	8	3	0.90000	
1	0	0	0	0	1	0	0	8	4	0.90500	
1	0	0	0	0	1	0	1	8	5	0.91000	
1	0	0	0	0	1	1	0	8	6	0.91500	
1	0	0	0	0	1	1	1	8	7	0.92000	
1	0	0	0	1	0	0	0	8	8	0.92500	
1	0	0	0	1	0	0	1	8	9	0.93000	
1	0	0	0	1	0	1	0	8	Α	0.93500	
1	0	0	0	1	0	1	1	8	В	0.94000	
1	0	0	0	1	1	0	0	8	C	0.94500	
1	0	0	0	1	1	0	1	8	D	0.95000	
1	0	0	0	1	1	1	0	8	Е	0.95500	
1	0	0	0	1	1	1	1	8	F	0.96000	
1	0	0	1	0	0	0	0	9	0	0.96500	
1	0	0	1	0	0	0	1	9	1	0.97000	
1	0	0	1	0	0	1	0	9	2	0.97500	
1	0	0	1	0	0	1	1	9	3	0.98000	
1	0	0	1	0	1	0	0	9	4	0.98500	
1	0	0	1	0	1	0	1	9	5	0.99000	
1	0	0	1	0	1	1	0	9	6	0.99500	
1	0	0	1	0	1	1	1	9	7	1.00000	



Table 7-1. IMVP7 Voltage Identification Definition (Sheet 2 of 3)

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	HEX	V _{CC_MAX}	VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	Н	ΕX	V _{CC_MAX}
0	0	0	1	1	0	0	0	1 8	0.36500	1	0	0	1	1	0	0	0	9	8	1.00500
0	0	0	1	1	0	0	1	1 9	0.37000	1	0	0	1	1	0	0	1	9	9	1.01000
0	0	0	1	1	0	1	0	1 A	0.37500	1	0	0	1	1	0	1	0	9	Α	1.01500
0	0	0	1	1	0	1	1	1 B	0.38000	1	0	0	1	1	0	1	1	9	В	1.02000
0	0	0	1	1	1	0	0	1 C	0.38500	1	0	0	1	1	1	0	0	9	С	1.02500
0	0	0	1	1	1	0	1	1 D	0.39000	1	0	0	1	1	1	0	1	9	D	1.03000
0	0	0	1	1	1	1	0	1 E	0.39500	1	0	0	1	1	1	1	0	9	Е	1.03500
0	0	0	1	1	1	1	1	1 F	0.40000	1	0	0	1	1	1	1	1	9	F	1.04000
0	0	1	0	0	0	0	0	2 0	0.40500	1	0	1	0	0	0	0	0	Α	0	1.04500
0	0	1	0	0	0	0	1	2 1	0.41000	1	0	1	0	0	0	0	1	Α	1	1.05000
0	0	1	0	0	0	1	0	2 2		1	0	1	0	0	0	1	0	Α	2	1.05500
0	0	1	0	0	0	1	1	2 3	0.42000	1	0	1	0	0	0	1	1	Α	3	1.06000
0	0	1	0	0	1	0	0	2 4		1	0	1	0	0	1	0	0	Α	4	1.06500
0	0	1	0	0	1	0	1	2 5	0.43000	1	0	1	0	0	1	0	1	Α	5	1.07000
0	0	1	0	0	1	1	0	2 6	0.43500	1	0	1	0	0	1	1	0	Α	6	1.07500
0	0	1	0	0	1	1	1	2 7	0.44000	1	0	1	0	0	1	1	1	Α	7	1.08000
0	0	1	0	1	0	0	0	2 8	0.44500	1	0	1	0	1	0	0	0	Α	8	1.08500
0	0	1	0	1	0	0	1	2 9	0.45000	1	0	1	0	1	0	0	1	Α	9	1.09000
0	0	1	0	1	0	1	0	2 A	0.45500	1	0	1	0	1	0	1	0	Α	Α	1.09500
0	0	1	0	1	0	1	1	2 B	0.46000	1	0	1	0	1	0	1	1	Α	В	1.10000
0	0	1	0	1	1	0	0	2 C	0.46500	1	0	1	0	1	1	0	0	Α	C	1.10500
0	0	1	0	1	1	1	0	2 D		1	0	1	0	1	1	1	0	A	E	1.11500
0	0	1	0	1	1	1	1		0.48000	1	0	1	0	1	1	1	1	A	F	1.11300
0	0	1	1	0	0	0	0	2 F 3 0	0.48500	1	0	1	1	0	0	0	0	В	0	1.12500
0	0	1	1	0	0	0	1	3 1		1	0	1	1	0	0	0	1	В	1	1.13000
0	0	1	1	0	0	1	0	3 2		1	0	1	1	0	0	1	0	В	2	1.13500
0	0	1	1	0	0	1	1	3 3	0.50000	1	0	1	1	0	0	1	1	В	3	1.14000
0	0	1	1	0	1	0	0	3 4		1	0	1	1	0	1	0	0	В	4	1.14500
0	0	1	1	0	1	0	1	3 5	0.51000	1	0	1	1	0	1	0	1	В	5	1.15000
0	0	1	1	0	1	1	0	3 6	0.51500	1	0	1	1	0	1	1	0	В	6	1.15500
0	0	1	1	0	1	1	1	3 7	0.52000	1	0	1	1	0	1	1	1	В	7	1.16000
0	0	1	1	1	0	0	0	3 8	0.52500	1	0	1	1	1	0	0	0	В	8	1.16500
0	0	1	1	1	0	0	1	3 9	0.53000	1	0	1	1	1	0	0	1	В	9	1.17000
0	0	1	1	1	0	1	0	3 A	0.53500	1	0	1	1	1	0	1	0	В	Α	1.17500
0	0	1	1	1	0	1	1	3 B	0.54000	1	0	1	1	1	0	1	1	В	В	1.18000
0	0	1	1	1	1	0	0	3 C	0.54500	1	0	1	1	1	1	0	0	В	С	1.18500
0	0	1	1	1	1	0	1	3 D	0.55000	1	0	1	1	1	1	0	1	В	D	1.19000
0	0	1	1	1	1	1	0	3 E	0.55500	1	0	1	1	1	1	1	0	В	ш	1.19500
0	0	1	1	1	1	1	1	3 F	0.56000	1	0	1	1	1	1	1	1	В	F	1.20000
0	1	0	0	0	0	0	0	4 0	0.56500	1	1	0	0	0	0	0	0	С	0	1.20500
0	1	0	0	0	0	0	1	4 1	0.57000	1	1	0	0	0	0	0	1	С	1	1.21000
0	1	0	0	0	0	1	0	-	0.57500	1	1	0	0	0	0	1	0	С	2	1.21500
0	1	0	0	0	0	1	1	4 3		1	1	0	0	0	0	1	1	С	3	1.22000
0	1	0	0	0	1	0	0	4 4		1	1	0	0	0	1	0	0	С	4	1.22500
0	1	0	0	0	1	0	1	4 5		1	1	0	0	0	1	0	1	С	5	1.23000
0	1	0	0	0	1	1	0	4 6		1	1	0	0	0	1	1	0	С	6	1.23500
0	1	0	0	0	0	0	0	4 7 4 8		1	1	0	0	0	0	0	0	С	7 8	1.24000 1.24500
0	1	0	0	1	0	0	1	4 8 4 9		1	1	0	0	1	0	0	1	С	9	1.24500
0	1	0	0	1	0	1	0	4 9 4 A		1	1	0	0	1	0	1	0	С	9 A	1.25500
0	1	0	0	1	0	1	1	4 A		1	1	0	0	1	0	1	1	C	В	1.26000
0	1	0	0	1	1	0	0	4 C		1	1	0	0	1	1	0	0	С	С	1.26500
0	1	0	0	1	1	0	1	4 D		1	1	0	0	1	1	0	1	С	D	1.27000
0	1	0	0	1	1	1	0	4 E		1	1	0	0	1	1	1	0	С	E	1.27500
0	1	0	0	1	1	1	1	4 F		1	1	0	0	1	1	1	1	С	F	1.28000
0	1	0	1	0	0	0	0	5 0		1	1	0	1	0	0	0	0	D	0	1.28500
															<u> </u>				<u> </u>	



Table 7-1. IMVP7 Voltage Identification Definition (Sheet 3 of 3)

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	HE	X	V _{CC_MAX}	١,
0	1	0	1	0	0	0	1	5	1	0.65000	
0	1	0	1	0	0	1	0	5	2	0.65500	
0	1	0	1	0	0	1	1	5	3	0.66000	
0	1	0	1	0	1	0	0	5	4	0.66500	
0	1	0	1	0	1	0	1	5	5	0.67000	
0	1	0	1	0	1	1	0	5	6	0.67500	
0	1	0	1	0	1	1	1	5	7	0.68000	
0	1	0	1	1	0	0	0	5	8	0.68500	
0	1	0	1	1	0	0	1	5	9	0.69000	
0	1	0	1	1	0	1	0	5	Α	0.69500	
0	1	0	1	1	0	1	1	5	В	0.70000	
0	1	0	1	1	1	0	0	5	С	0.70500	
0	1	0	1	1	1	0	1	5	D	0.71000	
0	1	0	1	1	1	1	0	5	Е	0.71500	
0	1	0	1	1	1	1	1	5	F	0.72000	
0	1	1	0	0	0	0	0	6	0	0.72500	
0	1	1	0	0	0	0	1	6	1	0.73000	
0	1	1	0	0	0	1	0	6	2	0.73500	
0	1	1	0	0	0	1	1	6	3	0.74000	
0	1	1	0	0	1	0	0	6	4	0.74500	
0	1	1	0	0	1	0	1	6	5	0.75000	
0	1	1	0	0	1	1	0	6	6	0.75500	
0	1	1	0	0	1	1	1	6	7	0.76000	
0	1	1	0	1	0	0	0	6	8	0.76500	
0	1	1	0	1	0	0	1	6	9	0.77000	
0	1	1	0	1	0	1	0	6	Α	0.77500	
0	1	1	0	1	0	1	1	6	В	0.78000	
0	1	1	0	1	1	0	0	6	С	0.78500	
0	1	1	0	1	1	0	1	6	D	0.79000	
0	1	1	0	1	1	1	0	6	E	0.79500	
0	1	1	0	1	1	1	1	6	F	0.80000	
0	1	1	1	0	0	0	0	7	0	0.80500	
0	1	1	1	0	0	0	1	7	1	0.81000	
0	1	1	1	0	0	1	0	7	2	0.81500	
0	1	1	1	0	0	1	1	7	3	0.82000	
0	1	1	1	0	1	0	0	7	4	0.82500	
0	1	1	1	0	1	0	1	7	5	0.83000	
0	1	1	1	0	1	1	0	7	6	0.83500	
0	1	1	1	0	1	1	1	7	7	0.84000	
0	1	1	1	1	0	0	0	7	8	0.84500	
0	1	1	1	1	0	0	1	7	9	0.85000	
0	1	1	1	1	0	1	0	7	A	0.85500	\vdash
0	1	1	1	1	0	1	1	7	В	0.86000	
0	1	1	1	1	1	0	0	7	c	0.86500	
0	1	1	1	1	1	0	1	7	D	0.87000	\vdash
0	1	1	1	1	1	1	0	7	E	0.87500	
0	1	1	1	1	1	1	1	7	F	0.88000	
								<u> </u>	<u> </u>		_

VID 7	VID 6	VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	н	ΕX	V _{CC_MAX}
1	1	0	1	0	0	0	1	D	1	1.29000
1	1	0	1	0	0	1	0	D	2	1.29500
1	1	0	1	0	0	1	1	D	3	1.30000
1	1	0	1	0	1	0	0	D	4	1.30500
1	1	0	1	0	1	0	1	D	5	1.31000
1	1	0	1	0	1	1	0	D	6	1.31500
1	1	0	1	0	1	1	1	D	7	1.32000
1	1	0	1	1	0	0	0	D	8	1.32500
1	1	0	1	1	0	0	1	D	9	1.33000
1	1	0	1	1	0	1	0	D	Α	1.33500
1	1	0	1	1	0	1	1	D	В	1.34000
1	1	0	1	1	1	0	0	D	С	1.34500
1	1	0	1	1	1	0	1	D	D	1.35000
1	1	0	1	1	1	1	0	D	Е	1.35500
1	1	0	1	1	1	1	1	D	F	1.36000
1	1	1	0	0	0	0	0	Е	0	1.36500
1	1	1	0	0	0	0	1	Е	1	1.37000
1	1	1	0	0	0	1	0	Е	2	1.37500
1	1	1	0	0	0	1	1	Е	3	1.38000
1	1	1	0	0	1	0	0	Е	4	1.38500
1	1	1	0	0	1	0	1	Е	5	1.39000
1	1	1	0	0	1	1	0	Е	6	1.39500
1	1	1	0	0	1	1	1	Е	7	1.40000
1	1	1	0	1	0	0	0	Е	8	1.40500
1	1	1	0	1	0	0	1	Е	9	1.41000
1	1	1	0	1	0	1	0	Е	Α	1.41500
1	1	1	0	1	0	1	1	Е	В	1.42000
1	1	1	0	1	1	0	0	Е	С	1.42500
1	1	1	0	1	1	0	1	Е	D	1.43000
1	1	1	0	1	1	1	0	Е	Е	1.43500
1	1	1	0	1	1	1	1	Е	F	1.44000
1	1	1	1	0	0	0	0	F	0	1.44500
1	1	1	1	0	0	0	1	F	1	1.45000
1	1	1	1	0	0	1	0	F	2	1.45500
1	1	1	1	0	0	1	1	F	3	1.46000
1	1	1	1	0	1	0	0	F	4	1.46500
1	1	1	1	0	1	0	1	F	5	1.47000
1	1	1	1	0	1	1	0	F	6	1.47500
1	1	1	1	0	1	1	1	F	7	1.48000
1	1	1	1	1	0	0	0	F	8	1.48500
1	1	1	1	1	0	0	1	F	9	1.49000
1	1	1	1	1	0	1	0	F	Α	1.49500
1	1	1	1	1	0	1	1	F	В	1.50000
1	1	1	1	1	1	0	0	F	С	1.50500
1	1	1	1	1	1	0	1	F	D	1.51000
1	1	1	1	1	1	1	0	F	Ε	1.51500
1	1	1	1	1	1	1	1	F	F	1.52000



7.4 System Agent (SA) Vcc VID

The V_{CCSA} is configured by the processor output pins VCCSA_VID[1:0].

 $VCCSA_VID[0]$ output default logic state is low for 2nd Generation Intel[®] Core[®] family mobile processors.

Note: During boot, the processor V_{CCSA} voltage is 0.9 V. The V_{CCSA} may change only once

during the reset sequence.

Note: For Ultra products, for power optimization purposes, the VCCSA_VID may change

dynamically during the processor's operation.

Table 7-2 specifies the different VCCSA_VID configurations.

Table 7-2. VCCSA_VID Configuration

VCCSA_VID[0]	VCCSA_VID[1]	Selected V _{CCSA} (XE & SV segments)	Selected V _{CCSA} (Ultra segment)
0	0	0.9 V	0.9 V
0	1	0.8 V	0.85 V
1	0	0.725 V	0.775 V
1	1	0.675 V	0.75 V

7.5 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection quidelines:

- RSVD these signals should not be connected.
- RSVD_TP these signals should be routed to a test point.
- RSVD_NCTF these signals are non-critical to function and may be left unconnected.

Arbitrary connection of these signals to V_{CC} , V_{CCIO} , V_{DDQ} , V_{CCPLL} , V_{CCSA} , V_{AXG} , V_{SS} , or to any other signal (including each other) may result in component malfunction or incompatibility with future processors. See Chapter 8 for a pin listing of the processor and the location of all reserved signals.

For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs maybe left unconnected; however, this may interfere with some Test Access Port (TAP) functions, complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying bi-directional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability.



7.6 Signal Groups

Signals are grouped by buffer type and similar characteristics as listed in Table 7-3 The buffer type indicates which signaling technology and specifications apply to the signals. All the differential signals, and selected DDR3 and Control Sideband signals have On-Die Termination (ODT) resistors. There are some signals that do not have ODT and need to be terminated on the board.

Table 7-3. Signal Groups 1 (Sheet 1 of 2)

Signal Group	Туре	Signals
System Reference Cloc	k	
Differential	CMOS Input	BCLK, BCLK# DPLL_REF_CLK, DPLL_REF_CLK#
DDR3 Reference Clocks	,2	
Differential	DDR3 Output	SA_CK[1:0], SA_CK#[1:0] SB_CK[1:0], SB_CK#[1:0]
DDR3 Command Signal	s ²	
Single Ended	DDR3 Output	SA_BS[2:0], SB_BS[2:0] SA_WE#, SB_WE# SA_RAS#, SB_RAS# SA_CAS#, SB_CAS# SA_MA[15:0], SB_MA[15:0]
DDR3 Control Signals ²		
Single Ended	DDR3 Output	SA_CKE[1:0], SB_CKE[1:0] SA_CS#[1:0], SB_CS#[1:0] SA_ODT[1:0], SB_ODT[1:0] SM_DRAMRST#
DDR3 Data Signals ²	<u>'</u>	
Single ended	DDR3 Bi-directional	SA_DQ[63:0], SB_DQ[63:0]
Differential	DDR3 Bi-directional	SA_DQS[7:0], SA_DQS#[7:0] SB_DQS[7:0], SB_DQS#[7:0]
DDR3 Compensation		
	Analog Bi-directional	SM_RCOMP[2:0]
DDR3 Reference		
	Analog Input	SM_VREF
TAP (ITP / XDP)		
	Input	BCLK_ITP, BCLK_ITP#
Single Ended	CMOS Input	TCK, TDI, TMS, TRST#
Single Ended	Open-Drain Output	TDO
Single Ended	Output	DBR#
Single Ended	Asynchronous CMOS Bi- Directional	BPM#[7:0]
Single Ended	Asynchronous CMOS Input	PREQ#
Single Ended	Asynchronous CMOS Output	PRDY#
Control Sideband		
Single Ended	CMOS Input	CFG[17:0]
Single Ended	Asynchronous CMOS/Open Drain Bi- directional	PROCHOT#
Single Ended	Asynchronous CMOS Output	THERMTRIP#, CATERR#
Single Ended	Asynchronous CMOS Input	SM_DRAMPWROK, UNCOREPWRGOOD ⁴ , PM_SYNC, RESET#



Table 7-3. Signal Groups 1 (Sheet 2 of 2)

Signal Group	Туре	Signals
Single Ended	Asynchronous Bi- directional	PECI
	CMOS Input	VIDALERT #
Single Ended	Open Drain Output	VIDSCLK
	Bi-directional	VIDSOUT
Voltage Regulator		
Single Ended	CMOS Input	VIDALERT#
Single Ended	CMOS Output	VCCSA_VID[1:0]
Single Ended	Open Drain Output	VIDSCLK
Single Ended	Bi-directional CMOS Input/Open Drain Output	VIDSOUT
Single Ended	Analog Output	VCCSA_SENSE
		VCC_SENSE, VSS_SENSE
		VCCIO_SENSE, VSS_SENSE_VCCIO
Differential	Analog Output	VAXG_SENSE, VSSAXG_SENSE
		VCC_VAL_SENSE, VSS_VAL_SENSE
		VAXG_VAL_SENSE, VSSAXG_VAL_SENSE
Power / Ground / Other	er	Tues 1000 1000 1000 1000 1000 1000 1000 10
	Power	VCC, VCCIO, VCCSA, VCCPLL, VDDQ, VAXG, VCCPQE ³ , VCCDQ ³
Cinala Endad	Ground	VSS, VSS_NCTF ³ , DC_TEST_xx#
Single Ended	No Connect	RSVD, RSVD_NCTF
	Test Point	RSVD_TP
	Other	SKTOCC#, PROC_DETECT# ³
PCI Express* Graphics	•	
Differential	PCI Express Input	PEG_RX[15:0], PEG_RX#[15:0]
Differential	PCI Express Output	PEG_TX[15:0], PEG_TX#[15:0]
Single Ended	Analog Input	PEG_ICOMPO, PEG_ICOMPI, PEG_RCOMPO
Embedded DisplayPort	* (eDP)	1
Differential	eDP Output	eDP_TX[3:0], eDP_TX#[3:0]
Differential	eDP Bi-directional	eDP_AUX, eDP_AUX#
Single Ended	Asynchronous CMOS Input	eDP_HPD#
Single Ended	Analog Input	eDP_ICOMPO, eDP_COMPIO
DMI		1
Differential	DMI Input	DMI_RX[3:0], DMI_RX#[3:0]
Differential	DMI Output	DMI_TX[3:0], DMI_TX#[3:0]
Intel® FDI	'	
Single Ended	CMOS Input	FDI0_FSYNC, FDI1_FSYNC, FDI0_LSYNC, FDI1_LSYNC
Single Ended	Asynchronous CMOS Input	FDI_INT
		FDI0_TX[3:0], FDI0_TX#[3:0], FDI1_TX[3:0],

- 1. Refer to Chapter 6 for signal description details.

- SA and SB refer to DDR3 Channel A and DDR3 Channel B. These signals only apply to BGA packages. The maximum Rise/Fall time of UNCOREPWRGOOD is 20 ns.

Note:

All Control Sideband Asynchronous signals are required to be asserted / deasserted for at least 10 BCLKs with a maximum T_{rise}/T_{fall} of 6 ns in order for the processor to recognize the proper signal state. See Section 7.9 for the DC specifications.



7.7 Test Access Port (TAP) Connection

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, Intel recommends the processor be first in the TAP chain, followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting an input of the appropriate voltage. Two copies of each signal may be required with each driving a different voltage level.

The processor supports Boundary Scan (JTAG) IEEE 1149.1-2001 and IEEE 1149.6-2003 standards. Some small portion of the I/O pins may support only one of these standards.

7.8 Component Storage Condition Specifications (Prior to Board Attach)

This section applies to component level storage prior to board attach. Environmental storage condition limits define the temperature and relative humidity to which the device is exposed to while being stored in applicable Intel shipping media trays, reels, moisture barrier bags and Boxes, and the component is not electrically connected.

Post board attach storage conditions and limits are not specified for non-intel branded boards.

Table 7-4 specifies absolute maximum and minimum storage temperature and humidity limits for given time durations. Failure to adhere to the specified limits could result in physical damage to the component. If this is suspected, Intel recommends a visual inspection to determine possible physical damage to the silicon or surface components.

Table 7-4. Storage Condition Ratings

Symbol	Parameter	Min	Max	Notes
T _{absolute} storage	Device storage temperature when exceeded for any length of time	-25 °C	125 °C	1, 2, 3, 4
T _{short term storage}	The ambient storage temperature and time for up to 72 hours.	-25 °C	85 °C	1, 2, 3, 4
T _{sustained} storage Time and Temp	The ambient storage temperature and time for up to 30 months.	-5 °C	40 °C	1, 2, 3, 4
RH _{sustained} storage	The maximum device storage relative humidity for up to 30 months.	60% @ 24 °C		1, 2, 3, 4

Notes:

- Specified temperatures are not to exceed values based on data collected. Exceptions for surface mount reflow are specified by the applicable JEDEC standard. Non-adherence may affect processor reliability.
- Component product device storage temperature qualification methods may follow JESD22-A119 (low temp) and JESD22-A103 (high temp) standards when applicable for volatile memory.
- 3. Component stress testing is conducted in conformance with JESD22-A104.
- 4. The JEDEC J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag.



7.9 DC Specifications

The processor DC specifications in this section are defined at the processor pins, unless noted otherwise. See Chapter 8 for the processor pin listings and Chapter 6 for signal definitions.

- The DC specifications for the DDR3 signals are listed in Table 7-7 Control Sideband and Test Access Port (TAP) are listed in Table 7-8.
- Table 7-14 lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Care should be taken to read all notes associated with each parameter.
- AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.

7.9.1 Voltage and Current Specifications

Note: Noise measurements on SENSE pins for all voltage supplies should be made with a 20-MHz bandwidth oscilloscope.

Table 7-5. Processor Core (V_{CC}) Active and Idle Mode DC Voltage and Current Specifications (Sheet 1 of 2)

Symbol	Parameter	Segment	Min	Тур	Max	Unit	Note
HFM_VID	VID Range for Highest Frequency Mode (Includes Turbo Mode Operation)	XE SV-QC-35W SV-QC-45W SV-DC Ultra-DC	0.8 0.8 0.8 0.8 0.65	-	1.35 1.35 1.35 1.35 1.2	V	1, 2, 6, 8
LFM_VID	VID Range for Lowest Frequency Mode	XE SV-QC-35W SV-QC-45W SV-DC Ultra-DC	0.65 0.65 0.65 0.65 0.65	-	0.95 0.95 0.95 0.95 0.9	V	1, 2, 8
V _{CC}	V _{CC} for processor core			0.3-1.5	52	V	2, 3, 11
I _{CCMAX}	$\begin{array}{c} \text{Maximum Processor Core} \\ I_{\text{CC}} \end{array}$	XE SV-QC-45W SV-QC-35W SV-DC Ultra-DC	-	-	97.5 94 53 53 33	А	4, 6, 8
I _{CC_TDC}	Thermal Design I _{CC}	XE (TDP nominal) XE (TDP-Up) XE (TDP-Down) SV-QC-45W SV-QC-35W SV-DC Ultra (TDP nominal) Ultra (TDP-Up) Ultra (TDP-Down)	-	-	69.5 75.0 54.6 54.6 32.0 32.0 15.8 20.0 10.5	А	5, 6, 8, 10
I _{CC_LFM}	I _{CC} at LFM	XE SV-QC-45W SV-QC-35W SV-DC Ultra-DC	-	-	32.0 32.0 28.0 25.0 12.5	А	5



Table 7-5. Processor Core (V_{CC}) Active and Idle Mode DC Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Segment	Min	Тур	Max	Unit	Note
I _{CC_C6/C7}	I _{CC} at C6/C7 Idle-state	XE SV-QC-45W SV-QC-35W SV-DC Ultra-DC	_	-	5.5 5.0 5.0 3.0 2.5	А	10
		PS0	_	_	±15		
TOL _{VCC}	Voltage Tolerance	PS1	_	_	±12	mV	7, 9
		PS2, PS3	_	_	±11.5		
	Ripple Tolerance	PS0 & Icc > TDC+30%	_	_	±15		7, 9
Ripple		PS0 & Icc ≤ TDC+30%	_	_	±10	mV	
Парріс	Nipple Tolerunee	PS1	_	_	±13	1114	',
		PS2	_	_	-7.5 / +18.5		
		PS3	_	_	-7.5 / +27.5		
VR Step	VID resolution		_	5	_	mV	
SLOPE _{LL}	Processor Loadline	XE (TDP nom, Up, Down) SV-QC SV-DC Ultra (TDP nom, Up, Down)	_	-1.9 -1.9 -1.9 -2.9	_	mΩ	

Notes:

- Unless otherwise noted, all specifications in this table are based on post-silicon estimates and simulations or empirical data.
- Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This
- such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep Technology, or Low Power States). The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE pins at the socket with a 20-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- Processor core VR to be designed to electrically support this current
- Processor core VR to be designed to thermally support this current indefinitely.
- This specification assumes that Intel Turbo Boost Technology is enabled
- Long term reliability cannot be assured if tolerance, ripple, and core noise parameters are violated.
- Long term reliability cannot be assured in conditions above or below Max / Min functional limits.
- PSx refers to the voltage regulator power state as set by the SVID protocol.
- 10. Refer to Configurable TDP in Chapter 5, "Thermal Management" for TDP-Up and TDP-Down definition.



Table 7-6. Processor Uncore (V_{CCIO}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{CCIO}	Voltage for the memory controller and shared cache defined at the motherboard V _{CCIO_SENSE} and V _{SS_SENSE_VCCIO}		1.05	_	V	
TOL _{CCIO}	V _{CCIO} Tolerance defined across V _{CCIO_SENSE} and V _{SS_SENSE_VCCIO}	DC: ±2% including ripple AC: ±3%			%	
I _{CCMAX_VCCIO}	Max Current for V _{CCIO} Rail	_	_	8.5	Α	
I _{CCTDC_VCCIO}	Thermal Design Current (TDC) for V _{CCIO} Rail	_	_	8.5	Α	

Table 7-7. Memory Controller (V_{DDQ}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{DDQ} (DC+AC) DDR3	Processor I/O supply voltage for DDR3 (DC + AC specification)	_	1.5	_	٧	
V _{DDQ} (DC+AC) DDR3L / DDR3L-RS	Processor I/O supply voltage for DDR3L / DDR3L-RS (DC + AC specification)	_	1.35	_	٧	
TOL _{DDQ}	V _{DDQ} Tolerance	DC= ±3% AC= ±2% AC+DC= ±5%			%	
I _{CCMAX_VDDQ}	Max Current for V _{DDQ} Rail	_	_	5	Α	1
I _{CCTDC_VDDQ}	Thermal Design Current (TDC) for V _{DDQ} Rail	_		5	А	1
I _{CCAVG_VDDQ} (Standby)	Average Current for V _{DDQ} Rail during Standby	_	66	133	mA	

Table 7-8. System Agent (V_{CCSA}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Note ¹
V _{CCSA}	Voltage for the System Agent and $V_{\text{CCSA_SENSE}}$	0.675	_	0.90	V	
TOL _{CCSA}	V _{CCSA} Tolerance	AC+DC= ±5%		%		
T	Max Current for V _{CCSA} Rail (XE and SV)	_	_	6	Α	
ICCMAX_VCCSA	Max Current for V _{CCSA} Rail (Ultra)	_	_	4	.90 V % 6 A 4 A 6 A 3 A	
T	Thermal Design Current (TDC) for V _{CCSA} Rail (XE and SV)	_	_	6	А	
¹ CCTDC_VCCSA	Thermal Design Current (TDC) for V _{CCSA} Rail (Ultra)	_	_	3	0 V % A A A A A	
Slew Rate	Voltage Ramp rate (dV/dT)	0.5	_	10	mV/us	

Note:

1. Long term reliability cannot be assured in conditions above or below Max / Min functional limits.

Note:1. Long term reliability cannot be assured in conditions above or below Max / Min functional limits.

Note:1. The current supplied to the SO-DIMM modules is not included in this specification.



Table 7-9. Processor PLL (V_{CCPLL}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{CCPLL}	PLL supply voltage (DC + AC specification)	_	1.8	_	V	
TOL _{CCPLL}	V _{CCPLL} Tolerance	AC+DC= ±5%			%	
I _{CCMAX_VCCPLL}	Max Current for V _{CCPLL} Rail	_	_	1.2	Α	
I _{CCTDC_} VCCPLL	Thermal Design Current (TDC) for V _{CCPLL} Rail	_		1.2	А	

Note:

Table 7-10. Processor Graphics (V_{AXG}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Note ¹
GFX_VID	Active VID Range for V _{AXG} XE, SV-QC (45W) SV-QC(35W),SV-DC Ultra-DC	0.65 0.65 0.65	_	1.35 1.35 1.25	V	2, 3
VAXG	Processor Graphics core voltage		0 - 1.5	2	V	
I _{CCMAX_} VAXG	Max Current for Processor Graphics Rail XE, SV-QC(45W), SV-QC (35W) SV-DC (GT2) SV-DC (GT1) Ultra-DC (GT2) Ultra-DC (GT1)	-	_	46 33 33 20 29 18	А	
I _{CCTDC_VAXG}	Thermal Design Current (TDC) for Processor Graphics Rail XE, SV-QC(45W), SV-QC(35W) SV-DC (GT2) SV-DC (GT1) Ultra-DC (GT2) (TDP nominal) Ultra-DC (GT2) (TDP-Up) Ultra-DC (GT2) (TDP-Down) Ultra-DC (GT1)	_	_	35 21.5 21.5 18 18.3 18.3 7.05	А	
TOL	V _{AXG} Tolerance	PS0,PS1	_	±15	mV	4
TOL _{AXG}		PS2,PS3	_	±11.5	mV	4
	Ripple Tolerance	PS0, PS1	_	±18	mV	4
Ripple		PS2	_	-7.5/+18.5	mV	4
		PS3	_	-7.5/+27.5	mV	
LL _{AXG}	V _{AXG} Loadline GT2 based units GT1 based units		-3.9 -4.6		mΩ mΩ	

Notes:

- 1. Unless otherwise noted, all specifications in this table are based on post-silicon estimates and simulations or empirical data.
- 2. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Please note this differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep Technology, or Low Power States).

^{1.} Long term reliability cannot be assured in conditions above or below Max / Min functional limits.



- 3. The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE pins at the socket with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- PSx refers to the voltage regulator power state as set by the SVID protocol.

 Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep Technology, or Low Power States).

Table 7-11. DDR3 / DDR3L / DDR3L-RS Signal Group DC Specifications (Sheet 1 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Notes ¹
V _{IL}	Input Low Voltage	_	_	SM_VREF -0.1	V	2, 4, 11
V _{IH}	Input High Voltage	SM_VREF + 0.1	_	_	V	3, 11
V _{IL}	Input Low Voltage (SM_DRAMPWROK)	_	_	V _{DDQ} *0.55 -0.1	V	10
V _{IH}	Input High Voltage (SM_DRAMPWROK)	V _{DDQ} *0.55 +0.1	_	_	V	10
V _{OL}	Output Low Voltage	_	(V _{DDQ} / 2)* (R _{ON} /(R _{ON} +R _{TERM}))	_		6
V _{OH}	Output High Voltage	_	V _{DDQ} - ((V _{DDQ} / 2)* (R _{ON} /(R _{ON} +R _{TERM}))	_	V	4, 6
R _{ON_UP(DQ)}	DDR3 Data Buffer pull-up Resistance	20	28.6	40	Ω	5
R _{ON_DN(DQ)}	DDR3 Data Buffer pull-down Resistance	20	28.6	40	Ω	5
R _{ODT(DQ)}	DDR3 On-die termination equivalent resistance for data signals	40	50	60	Ω	
V _{ODT(DC)}	DDR3 On-die termination DC working point (driver set to receive mode)	0.4*V _{DDQ}	0.5*V _{DDQ}	0.6*V _{DDQ}	V	
R _{ON_UP(CK)}	DDR3 Clock Buffer pull-up Resistance	20	26	40	Ω	5, 12
R _{ON_DN(CK)}	DDR3 Clock Buffer pull-down Resistance	20	26	40	Ω	5, 12
R _{ON_UP(CMD)}	DDR3 Command Buffer pull-up Resistance	15	20	25	Ω	5, 12
R _{ON_DN(CMD)}	DDR3 Command Buffer pull-down Resistance	15	20	25	Ω	5, 12
R _{ON_UP(CTL)}	DDR3 Control Buffer pull-up Resistance	15	20	25	Ω	5, 12
R _{ON_DN(CTL)}	DDR3 Control Buffer pull-down Resistance	15	20	25	Ω	5, 12



Table 7-11. DDR3 / DDR3L / DDR3L-RS Signal Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Notes ¹
I _{LI}	Input Leakage Current (DQ, CK) 0V 0.2*V _{DDQ} 0.8*V _{DDQ} V _{DDQ}	-	_	± 0.75 ± 0.55 ± 0.9 ± 1.4	mA	
I _{LI}	Input Leakage Current (CMD, CTL) 0V 0.2*V _{DDQ} 0.8*V _{DDQ} V _{DDQ}	-	_	± 0.85 ± 0.65 ± 1.10 ± 1.65	mA	
SM_RCOMP0	Command COMP Resistance	138.6	140	141.4	Ω	8
SM_RCOMP1	Data COMP Resistance	25.245	25.5	25.755	Ω	8
SM_RCOMP2	ODT COMP Resistance	198	200	202	Ω	8

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low
- 3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high
- $V_{\rm IH}$ and $V_{\rm OH}$ may experience excursions above $V_{\rm DDQ}$. However, input signal drivers must comply with the signal quality specifications.
- This is the pull-up / pull-down driver resistance.
- R_{TERM} is the termination on the DIMM and in not controlled by the processor.
- 7.
- The minimum and maximum values for these signals are programmable by BIOS to one of the two sets. SM_RCOMPx resistance must be provided on the system board with 1% resistors. SM_RCOMPx resistors
- are to V_{SS} . SM_DRAMPWROK must have a maximum of 15 ns rise or fall time over V_{DDQ} * 0.55 ±200 mV and the edge must be monotonic.
- SM_VREF is defined as V_{DDQ}/2.
 R_{on} tolerance is preliminary and might be subject to change.

Table 7-12. Control Sideband and TAP Signal Group DC Specifications

Symbol	Parameter	Min	Max	Units	Notes ¹
V _{IL}	Input Low Voltage	_	V _{CCIO} * 0.3	V	2
V _{IH}	Input High Voltage	V _{CCIO} * 0.7	_	V	2, 4
V _{OL}	Output Low Voltage	_	V _{CCIO} * 0.1	V	2
V _{OH}	Output High Voltage	V _{CCIO} * 0.9	_	V	2, 4
R _{ON}	Buffer on Resistance	23	73	Ω	
I _{LI}	Input Leakage Current	_	±200	μА	3

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies. The V_{CCIO} referred to in these specifications refers to instantaneous V_{CCIO} . For V_{IN} between "0" V and V_{CCIO} . Measured when the driver is tristated. V_{IH} and V_{OH} may experience excursions above V_{CCIO} . However, input signal drivers must comply with the circular applies operations. signal quality specifications.



Table 7-13. PCI Express* DC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Notes ¹
Z _{TX-DIFF-DC}	DC Differential Tx Impedance (Gen 1 Only)	80	_	120	Ω	2
Z _{TX-DIFF-DC}	DC Differential Tx Impedance (Gen 2 and Gen 3)	_	_	120	Ω	2
Z _{RX-DC}	DC Common Mode Rx Impedance	40	_	60	Ω	3,4
Z _{RX-DIFF-DC}	DC Differential Rx Impedance (Gen1 Only)	80	_	120	Ω	
PEG_ICOMPO	Comp Resistance	24.75	25	25.25	Ω	5, 6
PEG_ICOMPI	Comp Resistance	24.75	25	25.25	Ω	5, 6
PEG_RCOMPO	Comp Resistance	24.75	25	25.25	Ω	5, 6

Notes:

- Refer to the PCI Express Base Specification for more details.
- Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RLTX-DIFF.
- COMP resistance must be provided on the system board with 1% resistors. COMP resistors are to V_{CCIO} -PEG_ICOMPO, PEG_ICOMPI, PEG_RCOMPO are the same resistor. Intel allows using 24.9 Ω 1% resistors.
- DC impedance limits are needed to ensure Receiver detect.
- The Rx DC Common Mode Impedance must be present when the Receiver terminations are first enabled to ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and the 15 Rx Common Mode Impedance (constrained by RLRX-CM to 50 Ω ±20%) must be within the specified range by the time Detect is entered.

Table 7-14. Embedded DisplayPort* DC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Notes	
eDP_HPD#	eDP_HPD#						
V _{IL}	Input Low Voltage	-0.1	_	0.3 * V _{CCIO}	V		
V _{IH}	Input High Voltage	0.7 * V _{CCIO}	_	V _{CCIO}	V		
eDP_AUX, eDP_AUX#							
V _{AUX-DIFFp-p} (Tx)	AUX Peak-to-Peak Voltage at the transmitting device	0.4	_	0.6	V	1	
V _{AUX-DIFFp-p} (Rx)	AUX Peak-to-Peak Voltage at the receiving device	0.32	_	1.36	V	1	
eDP COMPs	eDP COMPs						
eDP_ICOMPI	Comp Resistance	24.75	25	25.25	Ω	2, 3	
eDP_COMPIO	Comp Resistance	24.75	25	25.25	Ω	2, 3	

Notes:

- $V_{AUX-DIFFp-p} = 2*|V_{AUXP} V_{AUXN}|$. Refer to the *VESA DisplayPort Standard specification* for more details. COMP resistance must be provided on the system board with 1% resistors. COMP resistors are to V_{SS} . eDP_ICOMPI, eDP_COMPIO are the same resistor.



7.10 Platform Environmental Control Interface (PECI) DC Specifications

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and chipset components to external Adaptive Thermal Monitor devices. The processor contains a Digital Thermal Sensor (DTS) that reports a relative die temperature as an offset from Thermal Control Circuit (TCC) activation temperature. Temperature sensors located throughout the die are implemented as analog-to-digital converters calibrated at the factory. PECI provides an interface for external devices to read the DTS temperature for thermal management and fan speed control.


7.10.1 PECI Bus Architecture

The PECI architecture based on **wired OR bus** which the clients (as the processor PECI) can pull up high (with strong drive).

The idle state on the bus is near zero.

Figure 7-1 demonstrates PECI design and connectivity, while the host / originator can be 3rd party PECI host, and one of the PECI client is the processor PECI device.

Figure 7-1. Example for PECI Host-Clients Connection





7.10.2 **PECI DC Characteristics**

The PECI interface operates at a nominal voltage set by V_{CCIO} The set of DC electrical specifications shown in Table 7-15 is used with devices normally operating from a V_{CCIO} interface supply. V_{CCIO} nominal levels will vary between processor families. All PECI devices will operate at the V_{CCIO} level determined by the processor installed in the system. For specific nominal V_{CCIO} levels, refer to Table 7-6.

Table 7-15. PECI DC Electrical Limits


Symbol	Definition and Conditions	Min	Max	Units	Notes ¹
R _{up}	Output resistance	15	45	Ω	3
V _{in}	Input Voltage Range	-0.15	V _{CCIO}	V	
V _{hysteresis}	Hysteresis	0.1 * V _{CCIO}	N/A	V	
V _n	Negative-Edge Threshold Voltage	0.275 * V _{CCIO}	0.500 * V _{CCIO}	V	
V _p	Positive-Edge Threshold Voltage	0.550 * V _{CCIO}	0.725 * V _{CCIO}	V	
C _{bus}	Bus Capacitance per Node	N/A	10	pF	
Cpad	Pad Capacitance	0.7	1.8	pF	
Ileak000	leakage current @ 0V	_	0.6	mA	
Ileak025	leakage current @ 0.25*V _{CCIO}	_	0.4	mA	
Ileak050	leakage current @ 0.50*V _{CCIO}	_	0.2	mA	
Ileak075	leakage current @ 0.75*V _{CCIO}	_	0.13	mA	
Ileak100	leakage current @ V _{CCIO}	_	0.10	mA	

- $V_{\rm CCIO}$ supplies the PECI interface. PECI behavior does not affect $V_{\rm CCIO}$ Min / Max specifications. The leakage specification applies to powered devices on the PECI bus. The PECI buffer internal pull-up resistance measured at 0.75* $V_{\rm CCIO}$

7.10.3 **Input Device Hysteresis**

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use Figure 7-2 as a guide for input buffer design.

Figure 7-2. Input Device Hysteresis





§ §



8 Processor Pin, Signal, and Package Information

8.1 Processor Pin Assignments

Figure 8-1. rPGA988B (Socket-G2) Pin Map






Table 8-1. rPGA988B Processor Pin List by Pin Name

~y	IName		
Pin Name	Pin #	Buffer Type	Dir
BCLK	A28	Diff Clk	I
BCLK#	A27	Diff Clk	I
BCLK_ITP	AN35	Diff Clk	I
BCLK_ITP#	AM35	Diff Clk	I
BPM#[0]	AT28	Asynch CMOS	I/O
BPM#[1]	AR29	Asynch CMOS	I/O
BPM#[2]	AR30	Asynch CMOS	I/O
BPM#[3]	AT30	Asynch CMOS	I/O
BPM#[4]	AP32	Asynch CMOS	I/O
BPM#[5]	AR31	Asynch CMOS	I/O
BPM#[6]	AT31	Asynch CMOS	I/O
BPM#[7]	AR32	Asynch CMOS	I/O
CATERR#	AL33	Asynch CMOS	0
CFG[0]	AK28	CMOS	I
CFG[1]	AK29	CMOS	I
CFG[2]	AL26	CMOS	I
CFG[3]	AL27	CMOS	I
CFG[4]	AK26	CMOS	I
CFG[5]	AL29	CMOS	I
CFG[6]	AL30	CMOS	I
CFG[7]	AM31	CMOS	I
CFG[8]	AM32	CMOS	I
CFG[9]	AM30	CMOS	I
CFG[10]	AM28	CMOS	I
CFG[11]	AM26	CMOS	I
CFG[12]	AN28	CMOS	I
CFG[13]	AN31	CMOS	I
CFG[14]	AN26	CMOS	I
CFG[15]	AM27	CMOS	I
CFG[16]	AK31	CMOS	I
CFG[17]	AN29	CMOS	I
DBR#	AL35	Asynch CMOS	0
DMI_RX#[0]	B27	DMI	I
DMI_RX#[1]	B25	DMI	I
DMI_RX#[2]	A25	DMI	I
DMI_RX#[3]	B24	DMI	I
DMI_RX[0]	B28	DMI	I
DMI_RX[1]	B26	DMI	I
DMI_RX[2]	A24	DMI	I
DMI_RX[3]	B23	DMI	I
DMI_TX#[0]	G21	DMI	0
DMI_TX#[1]	E22	DMI	0
DMI_TX#[2]	F21	DMI	0
DMI_TX#[3]	D21	DMI	0
DMI_TX[0]	G22	DMI	0
DMI_TX[1]	D22	DMI	0
DMI_TX[2]	F20	DMI	0

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Ey i ii		Coommuce	
Pin Name	Pin #	Buffer Type	Dir
DMI_TX[3]	C21	DMI	0
DPLL_REF_CLK	A16	Diff Clk	I
DPLL_REF_CLK#	A15	Diff Clk	I
eDP_AUX	C15	eDP	I/O
eDP_AUX#	D15	eDP	I/O
eDP_COMPIO	A18	Analog	I
eDP_HPD#	B16	Asynch CMOS	I
eDP_ICOMPO	A17	Analog	I
eDP_TX#[0]	C18	eDP	0
eDP_TX#[1]	E16	eDP	0
eDP_TX#[2]	D16	eDP	0
eDP_TX#[3]	F15	eDP	0
eDP_TX[0]	C17	eDP	0
eDP_TX[1]	F16	eDP	0
eDP_TX[2]	C16	eDP	0
eDP_TX[3]	G15	eDP	0
FDI_INT	H20	Asynch CMOS	I
FDI0_FSYNC	J18	CMOS	I
FDI0_LSYNC	J19	CMOS	I
FDI0_TX#[0]	A21	FDI	0
FDI0_TX#[1]	H19	FDI	0
FDI0_TX#[2]	E19	FDI	0
FDI0_TX#[3]	F18	FDI	0
FDI0_TX[0]	A22	FDI	0
FDI0_TX[1]	G19	FDI	0
FDI0_TX[2]	E20	FDI	0
FDI0_TX[3]	G18	FDI	0
FDI1_FSYNC	J17	CMOS	I
FDI1_LSYNC	H17	CMOS	I
FDI1_TX#[0]	B21	FDI	0
FDI1_TX#[1]	C20	FDI	0
FDI1_TX#[2]	D18	FDI	0
FDI1_TX#[3]	E17	FDI	0
FDI1_TX[0]	B20	FDI	0
FDI1_TX[1]	C19	FDI	0
FDI1_TX[2]	D19	FDI	0
FDI1_TX[3]	F17	FDI	0
KEY	B1	N/A	N/A
PECI	AN33	Asynch	I/O
PEG_ICOMPI	J22	Analog	I
PEG_ICOMPO	J21	Analog	I
PEG_RCOMPO	H22	Analog	I
PEG_RX#[0]	K33	PCIe	I
PEG_RX#[1]	M35	PCIe	I
PEG_RX#[2]	L34	PCIe	I
PEG_RX#[3]	J35	PCIe	I
PEG_RX#[4]	J32	PCIe	I



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Buffer Type Pin Name Pin# Dir PEG_RX#[5] H34 PCIe Ι PEG_RX#[6] H31 PCIe I PEG_RX#[7] G33 PCIe Ι PCIe PEG_RX#[8] Ι G30 PEG_RX#[9] F35 PCIe Ι PEG_RX#[10] F34 PCIe T PEG_RX#[11] E32 PCIe Ι PCIe PEG_RX#[12] D33 Ι D31 PCIe PEG_RX#[13] Ι PEG_RX#[14] B33 PCIe Ι PEG_RX#[15] C32 PCIe Ι PCIe PEG_RX[0] J33 Ι PEG_RX[1] L35 PCIe I PEG_RX[2] K34 PCIe Ι PCIe PEG_RX[3] H35 Ι PEG_RX[4] H32 PCIe Ι PEG_RX[5] G34 PCIe Ι PEG_RX[6] G31 PCIe Ι PCIe PEG_RX[7] F33 Ι PCIe Ι PEG_RX[8] F30 PCIe PEG_RX[9] E35 Ι PEG_RX[10] E33 PCIe Ι PEG_RX[11] F32 PCIe Ι D34 PCIe I PEG_RX[12] PEG_RX[13] E31 PCIe Ι PEG_RX[14] C33 PCIe Ι PEG_RX[15] B32 PCIe Ι PEG_TX#[0] M29 PCIe 0 PEG_TX#[1] M32 PCIe 0 PEG_TX#[2] M31 PCIe 0 PEG_TX#[3] L32 PCIe 0 PCIe PEG_TX#[4] L29 0 PCIe PEG_TX#[5] K31 0 PCIe PEG_TX#[6] K28 0 PEG_TX#[7] J30 PCIe 0 PEG_TX#[8] J28 PCIe 0 PEG_TX#[9] H29 PCIe 0 PEG_TX#[10] G27 PCIe 0 PEG_TX#[11] E29 PCIe 0 PEG_TX#[12] F27 PCIe 0 PCIe PEG_TX#[13] D28 0 PCIe 0 PEG_TX#[14] F26 PCIe PEG_TX#[15] E25 0 PEG_TX[0] M28 PCIe 0 PEG_TX[1] M33 PCIe 0 PEG_TX[2] M30 PCIe 0 PEG_TX[3] L31 PCIe 0

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

	· rearri	e (continued	~/
Pin Name	Pin #	Buffer Type	Dir
PEG_TX[4]	L28	PCIe	0
PEG_TX[5]	K30	PCIe	0
PEG_TX[6]	K27	PCIe	0
PEG_TX[7]	J29	PCIe	0
PEG_TX[8]	J27	PCIe	0
PEG_TX[9]	H28	PCIe	0
PEG_TX[10]	G28	PCIe	0
PEG_TX[11]	E28	PCIe	0
PEG_TX[12]	F28	PCIe	0
PEG_TX[13]	D27	PCIe	0
PEG_TX[14]	E26	PCIe	0
PEG_TX[15]	D25	PCIe	0
PM_SYNC	AM34	Asynch CMOS	I
PRDY#	AP29	Asynch CMOS	0
PREQ#	AP27	Asynch CMOS	I
PROC_SELECT#	C26	N/A	0
PROCHOT#	AL32	Asynch CMOS	I/O
RESET#	AR33	Asynch CMOS	I
RSVD	C30		
RSVD	A31		
RSVD	B30		
RSVD	B29		
RSVD	D30		
RSVD	B31		
RSVD	A30		
RSVD	C29		
RSVD	F25		
RSVD	F24		
RSVD	F23		
RSVD	D24		
RSVD	G25		
RSVD	G24		
RSVD	E23		
RSVD	D23		
RSVD	AT26		
RSVD	AG7		
RSVD	AE7		
RSVD	W8		
RSVD	T8		
RSVD	L7		
RSVD	J20		
RSVD	J16		
RSVD	J15		
RSVD			
RSVD	H16		
RSVD RSVD	G16 B18		
KOND	D10		



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

		i (oontinget	·
Pin Name	Pin #	Buffer Type	Dir
RSVD	AK32		
RSVD	AK2		
RSVD	AJ32		
RSVD	AJ27		
RSVD	AJ26		
RSVD_NCTF	AT34		
RSVD_NCTF	B35		
RSVD_NCTF	B34		
RSVD_NCTF	A34		
RSVD_NCTF	A33		
RSVD_NCTF	AT33		
RSVD_NCTF	AT2		
RSVD_NCTF	AT1		
RSVD_NCTF	AR35		
RSVD_NCTF	AR34		
RSVD_NCTF	AR1		
RSVD_NCTF	AP35		
RSVD_NCTF	C35		
SA_CKE[2]	W9	DDR3	0
SA_CKE[3]	W10	DDR3	0
SA_CLK#[2]	AA4	DDR3	0
SA_CLK#[3]	AA3	DDR3	0
SA_CK[2]	AB4	DDR3	0
SA_CK[3]	AB3	DDR3	0
SA_CS#[2]	AG1	DDR3	0
SA_CS#[3]	AH1	DDR3	0
SA_ODT[2]	AG2	DDR3	0
SA_ODT[3]	AH2	DDR3	0
SB_CKE[2]	T9	DDR3	0
SB_CKE[3]	T10	DDR3	0
SB_CLK#[2]	AA2	DDR3	0
SB_CLK#[3]	AB1	DDR3	0
SB_CK[2]	AB2	DDR3	0
SB_CK[3]	AA1	DDR3	0
SB_CS#[2]	AD6	DDR3	0
SB_CS#[3]	AE6	DDR3	0
SB_ODT[2]	AD5	DDR3	0
SB_ODT[3]	AE5	DDR3	0
SA_BS[0]	AE10	DDR3	0
SA_BS[1]	AF10	DDR3	0
SA_BS[2]	V6	DDR3	0
SA_CAS#	AE8	DDR3	0
SA_CLK#[0]	AA6	DDR3	0
SA_CLK#[1]	AB5	DDR3	0
SA_CK[0]	AB6	DDR3	0
SA_CK[1]	AA5	DDR3	0
SA_CKE[0]	V9	DDR3	0

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Dy i ii		Continue	
Pin Name	Pin #	Buffer Type	Dir
SA_CKE[1]	V10	DDR3	0
SA_CS#[0]	AK3	DDR3	0
SA_CS#[1]	AL3	DDR3	0
SA_DIMM_VREFDQ	B4	Analog	0
SA_DQ[0]	C5	DDR3	I/O
SA_DQ[1]	D5	DDR3	I/O
SA_DQ[2]	D3	DDR3	I/O
SA_DQ[3]	D2	DDR3	I/O
SA_DQ[4]	D6	DDR3	I/O
SA_DQ[5]	C6	DDR3	I/O
SA_DQ[6]	C2	DDR3	I/O
SA_DQ[7]	C3	DDR3	I/O
SA_DQ[8]	F10	DDR3	I/O
SA_DQ[9]	F8	DDR3	I/O
SA_DQ[10]	G10	DDR3	I/O
SA_DQ[11]	G9	DDR3	I/O
SA_DQ[12]	F9	DDR3	I/O
SA_DQ[13]	F7	DDR3	I/O
SA_DQ[14]	G8	DDR3	I/O
SA_DQ[15]	G7	DDR3	I/O
SA_DQ[16]	K4	DDR3	I/O
SA_DQ[17]	K5	DDR3	I/O
SA_DQ[18]	K1	DDR3	I/O
SA_DQ[19]	J1	DDR3	I/O
SA_DQ[20]	J5	DDR3	I/O
SA_DQ[21]	J4	DDR3	I/O
SA_DQ[22]	J2	DDR3	I/O
SA_DQ[23]	K2	DDR3	I/O
SA_DQ[24]	M8	DDR3	I/O
SA_DQ[25]	N10	DDR3	I/O
SA_DQ[26]	N8	DDR3	I/O
SA_DQ[27]	N7	DDR3	I/O
SA_DQ[28]	M10	DDR3	I/O
SA_DQ[29]	M9	DDR3	I/O
SA_DQ[30]	N9	DDR3	I/O
SA_DQ[31]	M7	DDR3	I/O
SA_DQ[32]	AG6	DDR3	I/O
SA_DQ[33]	AG5	DDR3	I/O
SA_DQ[34]	AK6	DDR3	I/O
SA_DQ[35]	AK5	DDR3	I/O
SA_DQ[36]	AH5	DDR3	I/O
SA_DQ[37]	AH6	DDR3	I/O
SA_DQ[38]	AJ5	DDR3	I/O
SA_DQ[39]	AJ6	DDR3	I/O
SA_DQ[40]	AJ8	DDR3	I/O
SA_DQ[41]	AK8	DDR3	I/O
SA_DQ[42]	AJ9	DDR3	I/O



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Buffer Type Pin Name Pin# Dir SA_DQ[43] AK9 DDR3 I/O SA_DQ[44] AH8 DDR3 I/O SA_DQ[45] AH9 DDR3 I/O SA_DQ[46] AL9 DDR3 I/O SA_DQ[47] AL8 DDR3 I/O SA_DQ[48] AP11 DDR3 I/O SA_DQ[49] AN11 DDR3 I/O DDR3 SA_DQ[50] AL12 I/O AM12 DDR3 I/O SA_DQ[51] SA_DQ[52] AM11 DDR3 I/O SA_DQ[53] AL11 DDR3 I/O DDR3 SA_DQ[54] AP12 I/O SA_DQ[55] AN12 DDR3 I/O SA_DQ[56] AJ14 DDR3 I/O DDR3 SA_DQ[57] AH14 I/O SA_DQ[58] AL15 DDR3 I/O SA_DQ[59] AK15 DDR3 I/O SA_DQ[60] DDR3 I/O AL14 SA_DQ[61] DDR3 AK14 I/O SA_DQ[62] AJ15 DDR3 I/O DDR3 SA_DQ[63] AH15 I/O DDR3 SA_DQS#[0] C4 I/O DDR3 SA_DQS#[1] G6 I/O SA_DQS#[2] J3 DDR3 I/O SA_DQS#[3] М6 DDR3 I/O AL6 DDR3 I/O SA_DQS#[4] SA_DQS#[5] AM8 DDR3 I/O AR12 SA_DQS#[6] DDR3 I/O AM15 DDR3 I/O SA_DQS#[7] D4 DDR3 SA_DQS[0] I/O SA_DQS[1] F6 DDR3 I/O DDR3 SA_DQS[2] K3 I/O DDR3 SA_DQS[3] N6 I/O DDR3 SA_DQS[4] AL5 I/O DDR3 SA_DQS[5] AM9 I/O SA_DQS[6] AR11 DDR3 I/O AM14 DDR3 SA_DQS[7] I/O SA_MA[0] AD10 DDR3 0 W1 DDR3 SA_MA[1] 0 SA_MA[2] W2 DDR3 0 SA_MA[3] W7 DDR3 0 V3 DDR3 0 SA_MA[4] DDR3 SA_MA[5] V2 0 SA_MA[6] W3 DDR3 0 SA_MA[7] W6 DDR3 0 SA_MA[8] V1 DDR3 0 SA_MA[9] W5 DDR3 0

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

۵,	····	Continue	~/
Pin Name	Pin #	Buffer Type	Dir
SA_MA[10]	AD8	DDR3	0
SA_MA[11]	V4	DDR3	0
SA_MA[12]	W4	DDR3	0
SA_MA[13]	AF8	DDR3	0
SA_MA[14]	V5	DDR3	0
SA_MA[15]	V7	DDR3	0
SA_ODT[0]	AH3	DDR3	0
SA_ODT[1]	AG3	DDR3	0
SA_RAS#	AD9	DDR3	0
SA_WE#	AF9	DDR3	0
SB_BS[0]	AA9	DDR3	0
SB_BS[1]	AA7	DDR3	0
SB_BS[2]	R6	DDR3	0
SB_CAS#	AA10	DDR3	0
SB_CLK#[0]	AD2	DDR3	0
SB_CLK#[1]	AD1	DDR3	0
SB_CK[0]	AE2	DDR3	0
SB_CK[1]	AE1	DDR3	0
SB_CKE[0]	R9	DDR3	0
SB_CKE[1]	R10	DDR3	0
SB_CS#[0]	AD3	DDR3	0
SB_CS#[1]	AE3	DDR3	0
SB_DIMM_VREFDQ	D1	Analog	0
SB_DQ[0]	C9	DDR3	I/O
SB_DQ[1]	A7	DDR3	I/O
SB_DQ[2]	D10	DDR3	I/O
SB_DQ[3]	C8	DDR3	I/O
SB_DQ[4]	A9	DDR3	I/O
SB_DQ[5]	A8	DDR3	I/O
SB_DQ[6]	D9	DDR3	I/O
SB_DQ[7]	D8	DDR3	I/O
SB_DQ[8]	G4	DDR3	I/O
SB_DQ[9]	F4	DDR3	I/O
SB_DQ[10]	F1	DDR3	I/O
SB_DQ[11]	G1	DDR3	I/O
SB_DQ[12]	G5	DDR3	I/O
SB_DQ[13]	F5	DDR3	I/O
SB_DQ[14]	F2	DDR3	I/O
SB_DQ[15]	G2	DDR3	I/O
SB_DQ[16]	J7	DDR3	I/O
SB_DQ[17]	J8	DDR3	I/O
SB_DQ[18]	K10	DDR3	I/O
SB_DQ[19]	K9	DDR3	I/O
SB_DQ[20]	J9	DDR3	I/O
SB_DQ[21]	J10	DDR3	I/O
SB_DQ[22]	K8	DDR3	I/O
SB_DQ[23]	K7	DDR3	I/O



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Бугп	I Walli	e (Continued	4)
Pin Name	Pin #	Buffer Type	Dir
SB_DQ[24]	M5	DDR3	I/O
SB_DQ[25]	N4	DDR3	I/O
SB_DQ[26]	N2	DDR3	I/O
SB_DQ[27]	N1	DDR3	I/O
SB_DQ[28]	M4	DDR3	I/O
SB_DQ[29]	N5	DDR3	I/O
SB_DQ[30]	M2	DDR3	I/O
SB_DQ[31]	M1	DDR3	I/O
SB_DQ[32]	AM5	DDR3	I/O
SB_DQ[33]	AM6	DDR3	I/O
SB_DQ[34]	AR3	DDR3	I/O
SB_DQ[35]	AP3	DDR3	I/O
SB_DQ[36]	AN3	DDR3	I/O
SB_DQ[37]	AN2	DDR3	I/O
SB_DQ[38]	AN1	DDR3	I/O
SB_DQ[39]	AP2	DDR3	I/O
SB_DQ[40]	AP5	DDR3	I/O
SB_DQ[41]	AN9	DDR3	I/O
SB_DQ[42]	AT5	DDR3	I/O
SB_DQ[43]	AT6	DDR3	I/O
SB_DQ[44]	AP6	DDR3	I/O
SB_DQ[45]	AN8	DDR3	I/O
SB_DQ[46]	AR6	DDR3	I/O
SB_DQ[47]	AR5	DDR3	I/O
SB_DQ[48]	AR9	DDR3	I/O
SB_DQ[49]	AJ11	DDR3	I/O
SB_DQ[50]	AT8	DDR3	I/O
SB_DQ[51]	AT9	DDR3	I/O
SB_DQ[52]	AH11	DDR3	I/O
SB_DQ[53]	AR8	DDR3	I/O
SB_DQ[54]	AJ12	DDR3	I/O
SB_DQ[55]	AH12	DDR3	I/O
SB_DQ[56]	AT11	DDR3	I/O
SB_DQ[57]	AN14	DDR3	I/O
SB_DQ[58]	AR14	DDR3	I/O
SB_DQ[59]	AT14	DDR3	I/O
SB_DQ[60]	AT12	DDR3	I/O
SB_DQ[61]	AN15	DDR3	I/O
SB_DQ[62]	AR15	DDR3	I/O
SB_DQ[63]	AT15	DDR3	I/O
SB_DQS#[0]	D7	DDR3	I/O
SB_DQS#[1]	F3	DDR3	I/O
SB_DQS#[2]	K6	DDR3	I/O
SB_DQS#[3]	N3	DDR3	I/O
SB_DQS#[4]	AN5	DDR3	I/O
SB_DQS#[5]	AP9	DDR3	I/O
SB_DQS#[6]	AK12	DDR3	I/O

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Pin Name	Pin #	Buffer Type	Dir
SB_DQS#[7]	AP15	DDR3	I/O
SB_DQS[0]	C7	DDR3	I/O
SB_DQS[1]	G3	DDR3	I/O
SB_DQS[2]	Ј6	DDR3	I/O
SB_DQS[3]	М3	DDR3	I/O
SB_DQS[4]	AN6	DDR3	I/O
SB_DQS[5]	AP8	DDR3	I/O
SB_DQS[6]	AK11	DDR3	I/O
SB_DQS[7]	AP14	DDR3	I/O
SB_MA[0]	AA8	DDR3	0
SB_MA[1]	T7	DDR3	0
SB_MA[2]	R7	DDR3	0
SB_MA[3]	T6	DDR3	0
SB_MA[4]	T2	DDR3	0
SB_MA[5]	T4	DDR3	0
SB_MA[6]	Т3	DDR3	0
SB_MA[7]	R2	DDR3	0
SB_MA[8]	T5	DDR3	0
SB_MA[9]	R3	DDR3	0
SB_MA[10]	AB7	DDR3	0
SB_MA[11]	R1	DDR3	0
SB_MA[12]	T1	DDR3	0
SB_MA[13]	AB10	DDR3	0
SB_MA[14]	R5	DDR3	0
SB_MA[15]	R4	DDR3	0
SB_ODT[0]	AE4	DDR3	0
SB_ODT[1]	AD4	DDR3	0
SB_RAS#	AB8	DDR3	0
SB_WE#	AB9	DDR3	0
SKTOCC#	AN34	Analog	0
SM_DRAMPWROK	V8	Asynch CMOS	I
SM_DRAMRST#	R8	DDR3	0
SM_RCOMP[0]	AK1	Analog	I/O
SM_RCOMP[1]	A5	Analog	I/O
SM_RCOMP[2]	A4	Analog	I/O
SM_VREF	AL1	Analog	I
TCK	AR26	CMOS	I
TDI	AR28	CMOS	I
TDO	AP26	CMOS	0
THERMTRIP#	AN32	Asynch CMOS	0
TMS	AR27	CMOS	I
TRST#	AP30	CMOS	I
UNCOREPWRGOOD	AP33	Asynch CMOS	I
VAXG	AH17	PWR	
VAXG	AH18	PWR	
VAXG	AH20	PWR	
VAXG	AH21	PWR	



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Pin Name Pin # **Buffer Type** Dir VAXG AH23 PWR VAXG AH24 PWR VAXG AJ17 **PWR** VAXG PWR AJ18 VAXG AJ20 **PWR** VAXG AJ21 PWR VAXG AJ23 PWR VAXG AJ24 PWR VAXG AK17 PWR VAXG AK18 **PWR** VAXG AK20 PWR VAXG PWR AK21 PWR VAXG AK23 VAXG AK24 **PWR** VAXG AL17 PWR VAXG AL18 **PWR** VAXG AL20 **PWR** VAXG AL21 PWR VAXG PWR AL23 VAXG AL24 PWR VAXG AM17 **PWR** AM18 PWR VAXG PWR VAXG AM20 VAXG AM21 PWR VAXG AM23 **PWR** VAXG AM24 PWR VAXG AN17 **PWR** PWR VAXG AN18 VAXG AN20 PWR VAXG AN21 PWR VAXG AN23 PWR **PWR** VAXG AN24 AP17 VAXG PWR VAXG PWR AP18 PWR VAXG AP20 VAXG AP21 **PWR** VAXG AP23 PWR VAXG AP24 **PWR** VAXG AR17 **PWR** VAXG AR18 PWR VAXG PWR AR20 VAXG AR21 PWR AR23 **PWR** VAXG AR24 PWR VAXG PWR VAXG AT17 PWR VAXG AT18

AT20

PWR

VAXG

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

	1	e (continued	
Pin Name	Pin #	Buffer Type	Dir
VAXG	AT21	PWR	
VAXG	AT23	PWR	
VAXG	AT24	PWR	
VAXG_SENSE	AK35	Analog	0
VAXG_VAL_SENSE	AJ31	Analog	0
VCC	AA26	PWR	
VCC	AA27	PWR	
VCC	AA28	PWR	
VCC	AA29	PWR	
VCC	AA30	PWR	
VCC	AA31	PWR	
VCC	AA32	PWR	
VCC	AA33	PWR	
VCC	AA34	PWR	
VCC	AA35	PWR	
VCC	AC26	PWR	
VCC	AC27	PWR	
VCC	AC28	PWR	
VCC	AC29	PWR	
VCC	AC30	PWR	
VCC	AC31	PWR	
VCC	AC32	PWR	
VCC	AC33	PWR	
VCC	AC34	PWR	
VCC	AC35	PWR	
VCC	AD26	PWR	
VCC	AD27	PWR	
VCC	AD28	PWR	
VCC	AD29	PWR	
VCC	AD30	PWR	
VCC	AD31	PWR	
VCC	AD32	PWR	
VCC	AD33	PWR	
VCC	AD34	PWR PWR	
VCC	AD35		
VCC	AF26	PWR	
VCC	AF27	PWR	
VCC VCC	AF28	PWR	
	AF29	PWR	
VCC	AF30	PWR PWR	
VCC	AF31		
VCC	AF32	PWR PWR	
VCC VCC	AF33	PWR	
VCC	AF34	PWR	
	AF35	PWR	
VCC VCC	AG26	PWR	
VCC	AG27	PWK	



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

		e (Continued	
Pin Name	Pin #	Buffer Type	Dir
VCC	AG28	PWR	
VCC	AG29	PWR	
VCC	AG30	PWR	
VCC	AG31	PWR	
VCC	AG32	PWR	
VCC	AG33	PWR	
VCC	AG34	PWR	
VCC	AG35	PWR	
VCC	P26	PWR	
VCC	P27	PWR	
VCC	P28	PWR	
VCC	P29	PWR	
VCC	P30	PWR	
VCC	P31	PWR	
VCC	P32	PWR	
VCC	P33	PWR	
VCC	P34	PWR	
VCC	P35	PWR	
VCC	R26	PWR	
VCC	R27	PWR	
VCC	R28	PWR	
VCC	R29	PWR	
VCC	R30	PWR	
VCC	R31	PWR	
VCC	R32	PWR	
VCC	R33	PWR	
VCC	R34	PWR	
VCC	R35	PWR	
VCC	U26	PWR	
VCC	U27	PWR	
VCC	U28	PWR	
VCC	U29	PWR	
VCC	U30	PWR	
VCC	U31	PWR	
VCC	U32	PWR	
VCC	U33	PWR	
VCC	U34	PWR	
VCC	U35	PWR	
VCC	V26	PWR	
VCC	V27	PWR	
VCC	V28	PWR	
VCC	V29	PWR	
VCC	V30	PWR	
VCC	V31	PWR	
VCC	V32	PWR	
VCC	V33	PWR	
VCC	V34	PWR	_

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

~ y	1	Continue	-/
Pin Name	Pin #	Buffer Type	Dir
VCC	V35	PWR	
VCC	Y26	PWR	
VCC	Y27	PWR	
VCC	Y28	PWR	
VCC	Y29	PWR	
VCC	Y30	PWR	
VCC	Y31	PWR	
VCC	Y32	PWR	
VCC	Y33	PWR	
VCC	Y34	PWR	
VCC	Y35	PWR	
RSVD	AH27	Analog	0
VCC_SENSE	AJ35	Analog	0
VCC_VAL_SENSE	AJ33	Analog	0
VCCIO	J23	PWR	
VCCIO	A11	PWR	
VCCIO	A12	PWR	
VCCIO	AC10	PWR	
VCCIO	AG10	PWR	
VCCIO	AH10	PWR	
VCCIO	AH13	PWR	
VCCIO	B12	PWR	
VCCIO	C11	PWR	
VCCIO	C12	PWR	
VCCIO	D11	PWR	
VCCIO	D12	PWR	
VCCIO	E11	PWR	
VCCIO	E12	PWR	
VCCIO	F11	PWR	
VCCIO	F12	PWR	
VCCIO	G12	PWR	
VCCIO	H11	PWR	
VCCIO	H12	PWR	
VCCIO	J11	PWR	
VCCIO	J12	PWR	
VCCIO	L10	PWR	
VCCIO	P10	PWR	
VCCIO	U10	PWR	
VCCIO	Y10	PWR	
VCCIO	A13	PWR	
VCCIO	A14	PWR	
VCCIO	B14	PWR	
VCCIO	C13	PWR	
VCCIO	C14	PWR	
VCCIO	D13	PWR	
VCCIO	D14	PWR	
VCCIO	E14	PWR	



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Pin Name Pin # **Buffer Type** Dir VCCIO F13 PWR VCCIO F14 PWR VCCIO G13 **PWR** VCCIO PWR G14 VCCIO H14 **PWR** VCCIO J13 PWR VCCIO J14 PWR VCCIO_SEL A19 N/A 0 VCCIO_SENSE B10 0 Analog VCCPLL A2 **PWR** VCCPLL Α6 PWR VCCPLL PWR В6 PWR VCCSA H25 VCCSA H26 **PWR** J24 PWR **VCCSA VCCSA** J25 **PWR** VCCSA J26 **PWR** VCCSA L26 PWR VCCSA PWR M26 VCCSA M27 PWR VCCSA_SENSE H23 Analog 0 VCCSA_VID[0] C22 CMOS 0 VCCSA_VID[1] C24 CMOS 0 VDDQ AC1 PWR VDDQ AC4 **PWR** VDDQ AC7 PWR **VDDQ** AF1 **PWR** PWR VDDQ AF4 VDDQ AF7 PWR VDDQ P1 PWR VDDQ P4 PWR VDDQ Р7 **PWR** VDDQ U1 PWR VDDQ PWR U4 U7 PWR VDDQ VDDQ Y1 **PWR** VDDQ <u>Y4</u> PWR **VDDQ** Y7 **PWR** VIDALERT# AJ29 **CMOS** Ι VIDSCLK AJ30 CMOS 0 VIDSOUT AJ28 CMOS I/O VSS A20 GND VSS **GND** A23 VSS GND A26 VSS GND A29 VSS GND A3

A32

GND

VSS

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

		e (continued	
Pin Name	Pin #	Buffer Type	Dir
VSS	A35	GND	
VSS	AB26	GND	
VSS	AB27	GND	
VSS	AB28	GND	
VSS	AB29	GND	
VSS	AB30	GND	
VSS	AB31	GND	
VSS	AB32	GND	
VSS	AB33	GND	
VSS	AB34	GND	
VSS	AB35	GND	
VSS	AC2	GND	
VSS	AC3	GND	
VSS	AC5	GND	
VSS	AC6	GND	
VSS	AC8	GND	
VSS	AC9	GND	
VSS	AD7	GND	
VSS	AE26	GND	
VSS	AE27	GND	
VSS	AE28	GND	
VSS	AE29	GND	
VSS	AE30	GND	
VSS	AE31	GND	
VSS	AE32	GND	
VSS	AE33	GND	
VSS	AE34	GND	
VSS	AE35	GND	
VSS	AE9	GND	
VSS	AF2	GND	
VSS	AF3	GND	
VSS	AF5	GND	
VSS	AF6	GND	
VSS	AG4	GND	
VSS	AG8	GND	
VSS	AG9	GND	
VSS	AH16	GND	
VSS	AH19	GND	
VSS	AH22	GND	
VSS	AH25	GND	
VSS	AH26	GND	
VSS	AH28	GND	
VSS	AH29	GND	
VSS	AH30	GND	
VSS	AH32	GND	
VSS	AH34	GND	
VSS	AH35	GND	



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

_		e (Continued	
Pin Name	Pin #	Buffer Type	Dir
VSS	AH4	GND	
VSS	AH7	GND	
VSS	AJ1	GND	
VSS	AJ10	GND	
VSS	AJ13	GND	
VSS	AJ16	GND	
VSS	AJ19	GND	
VSS	AJ2	GND	
VSS	AJ22	GND	
VSS	AJ25	GND	
VSS	AJ3	GND	
VSS	AJ4	GND	
VSS	AJ7	GND	
VSS	AK10	GND	
VSS	AK13	GND	
VSS	AK16	GND	
VSS	AK19	GND	
VSS	AK22	GND	
VSS	AK25	GND	
VSS	AK27	GND	
VSS	AK30	GND	
VSS	AK33	GND	
VSS	AK4	GND	
VSS	AK7	GND	
VSS	AL10	GND	
VSS	AL13	GND	
VSS	AL16	GND	
VSS	AL19	GND	
VSS	AL2	GND	
VSS	AL22	GND	
VSS	AL25	GND	
VSS	AL28	GND	
VSS	AL31	GND	
VSS	AL34	GND	
VSS	AL4	GND	
VSS	AL7	GND	
VSS	AM1	GND	
VSS	AM10	GND	
VSS	AM13	GND	
VSS	AM16	GND	
VSS	AM19	GND	
VSS	AM2	GND	
VSS	AM22	GND	
VSS	AM25	GND	
VSS	AM29	GND	
VSS	AM3	GND	
VSS	AM4	GND	

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

_	ı	Continue	
Pin Name	Pin #	Buffer Type	Dir
VSS	AM7	GND	
VSS	AN10	GND	
VSS	AN13	GND	
VSS	AN16	GND	
VSS	AN19	GND	
VSS	AN22	GND	
VSS	AN25	GND	
VSS	AN27	GND	
VSS	AN30	GND	
VSS	AN4	GND	
VSS	AN7	GND	
VSS	AP1	GND	
VSS	AP10	GND	
VSS	AP13	GND	
VSS	AP16	GND	
VSS	AP19	GND	
VSS	AP22	GND	
VSS	AP25	GND	
VSS	AP28	GND	
VSS	AP31	GND	
VSS	AP34	GND	
VSS	AP4	GND	
VSS	AP7	GND	
VSS	AR10	GND	
VSS	AR13	GND	
VSS	AR16	GND	
VSS	AR19	GND	
VSS	AR2	GND	
VSS	AR22	GND	
VSS	AR25	GND	
VSS	AR4	GND	
VSS	AR7	GND	
VSS	AT10	GND	
VSS	AT13	GND	
VSS	AT16	GND	
VSS	AT19	GND	
VSS	AT22	GND	
VSS	AT25	GND	
VSS	AT27	GND	
VSS	AT29	GND	
VSS	AT3	GND	
VSS	AT32	GND	
VSS	AT35	GND	
VSS	AT4	GND	
VSS	AT7	GND	
VSS	B11	GND	
VSS	B13	GND	



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Pin Name Pin # **Buffer Type** Dir VSS B15 GND VSS B17 GND VSS B19 GND VSS GND B2 VSS B22 **GND** VSS В3 GND VSS B5 GND VSS В7 GND VSS B8 GND VSS В9 **GND** VSS C1 GND VSS GND C10 VSS GND C23 VSS C25 GND C27 GND VSS VSS C28 **GND** VSS C31 GND VSS C34 GND GND VSS D17 VSS D20 GND VSS **GND** D26 VSS D29 GND VSS D32 GND GND VSS D35 VSS E1 GND VSS E10 GND VSS E13 **GND** VSS E15 GND VSS E18 GND VSS GND E2 VSS E21 GND VSS **GND** E24 VSS E27 GND VSS GND E3 VSS GND E30 VSS E4 GND VSS E5 GND VSS E6 **GND** VSS E7 GND VSS E8 GND GND VSS E9 VSS F19 GND VSS **GND** F22 VSS F29 GND VSS GND F31 VSS GND F34

VSS

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

			1
Pin Name	Pin #	Buffer Type	Dir
VSS	G17	GND	
VSS	G20	GND	
VSS	G23	GND	
VSS	G26	GND	
VSS	G29	GND	
VSS	G32	GND	
VSS	G35	GND	
VSS	H1	GND	
VSS	H10	GND	
VSS	H13	GND	
VSS	H15	GND	
VSS	H18	GND	
VSS	H2	GND	
VSS	H21	GND	
VSS	H24	GND	
VSS	H27	GND	
VSS	H3	GND	
VSS	H30	GND	
VSS	H33	GND	
VSS	H4	GND	
VSS	H5	GND	
VSS	H6	GND	
VSS	H7	GND	
VSS	H8	GND	
VSS	H9	GND	
VSS	J31	GND	
VSS	J34	GND	
VSS	K26	GND	
VSS	K29	GND	
VSS	K32	GND	
VSS	K35	GND	
VSS	L1	GND	
VSS	L2	GND	
VSS	L27	GND	
VSS	L3	GND	
VSS	L30	GND	
VSS	L33	GND	
VSS	L4	GND	
VSS	L5	GND	
VSS	L6	GND	
VSS	L8	GND	
VSS	L9	GND	
VSS	M34	GND	
VSS	N26	GND	
VSS	N27	GND	
VSS	N28	GND	
VSS	N29	GND	

123 Datasheet, Volume 1

GND

G11



Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Бу РП	I Wallie	e (Continued	<i>1)</i>
Pin Name	Pin #	Buffer Type	Dir
VSS	N30	GND	
VSS	N31	GND	
VSS	N32	GND	
VSS	N33	GND	
VSS	N34	GND	
VSS	N35	GND	
VSS	P2	GND	
VSS	Р3	GND	
VSS	P5	GND	
VSS	P6	GND	
VSS	P8	GND	
VSS	P9	GND	
VSS	T26	GND	
VSS	T27	GND	
VSS	T28	GND	
VSS	T29	GND	
VSS	T30	GND	
VSS	T31	GND	
VSS	T32	GND	
VSS	T33	GND	
VSS	T34	GND	
VSS	T35	GND	
VSS	U2	GND	
VSS	U3	GND	
VSS	U5	GND	
VSS	U6	GND	
VSS	U8	GND	
VSS	U9	GND	
VSS	W26	GND	
VSS	W27	GND	
VSS	W28	GND	
VSS	W29	GND	
VSS	W30	GND	
VSS	W31	GND	
VSS	W32	GND	
VSS	W33	GND	
VSS	W34	GND	
VSS	W35	GND	
VSS	Y2	GND	
VSS	Y3	GND	
VSS	Y5	GND	
VSS	Y6	GND	
VSS	Y8	GND	
VSS	Y9	GND	
VSS_SENSE	AJ34	Analog	0
VSS_SENSE_VCCIO	A10	Analog	0
		ı	

Table 8-1. rPGA988B Processor Pin List by Pin Name (Continued)

Pin Name	Pin #	Buffer Type	Dir
VSS_VAL_SENSE	AH33	Analog	0
VSSAXG_SENSE	AK34	Analog	0
VSSAXG_VAL_SENSE	AH31	Analog	0



Figure 8-2. BGA1224 Ballmap (left side)






Figure 8-3. BGA1224 Ballmap (right side)






Table 8-2. BGA1224 Processor Ball List by Ball Name

Ball Name Ball # **Buffer Type** Dir **BCLK** D5 Diff Clk Ι BCLK# C6 Diff Clk Ι BCLK_ITP K63 Diff Clk Ι BCLK_ITP# K65 Diff Clk Ι I/O BPM#[0] C62 Asynch CMOS BPM#[1] D61 Asynch CMOS I/O BPM#[2] E62 Asynch CMOS I/O BPM#[3] F63 Asynch CMOS I/O Asynch CMOS BPM#[4] D59 I/O BPM#[5] F61 Asynch CMOS I/O BPM#[6] F59 Asynch CMOS I/O BPM#[7] G60 Asynch CMOS I/O CATERR# H53 Asynch CMOS 0 CFG[0] B57 CMOS Ι CFG[1] D57 CMOS Ι CFG[2] B55 CMOS Ι CFG[3] CMOS A54 Ι CFG[4] A58 CMOS Ι CFG[5] D55 CMOS Ι CFG[6] C56 **CMOS** Ι CFG[7] E54 CMOS Ι CFG[8] J54 CMOS Ι CFG[9] G56 CMOS Ι CFG[10] F55 CMOS Ι CFG[11] K55 CMOS Ι CFG[12] F57 CMOS Ι CFG[13] E58 CMOS Ι CFG[14] H57 CMOS I CFG[15] H55 CMOS Ι CFG[16] D53 CMOS Ι CFG[17] K57 CMOS I DBR# H61 Asynch CMOS 0 DC_TEST_A4 Α4 N/A DC_TEST_A62 A62 N/A DC_TEST_A64 A64 N/A DC_TEST_B3 ВЗ N/A DC_TEST_B63 B63 N/A

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

_		(continued)	
Ball Name	Ball #	Buffer Type	Dir
DC_TEST_B65	B65	N/A	
DC_TEST_BF1	BF1	N/A	
DC_TEST_BF65	BF65	N/A	
DC_TEST_BG2	BG2	N/A	
DC_TEST_BG64	BG64	N/A	
DC_TEST_BH1	BH1	N/A	
DC_TEST_BH3	ВН3	N/A	
DC_TEST_BH63	BH63	N/A	
DC_TEST_BH65	BH65	N/A	
DC_TEST_BJ2	ВЈ2	N/A	
DC_TEST_BJ4	ВЈ4	N/A	
DC_TEST_BJ62	BJ62	N/A	
DC_TEST_BJ64	BJ64	N/A	
DC_TEST_C2	C2	N/A	
DC_TEST_C64	C64	N/A	
DC_TEST_D1	D1	N/A	
DC_TEST_D65	D65	N/A	
DMI_RX#[0]	N10	DMI	I
DMI_RX#[1]	R10	DMI	I
DMI_RX#[2]	R8	DMI	I
DMI_RX#[3]	U10	DMI	I
DMI_RX[0]	N8	DMI	I
DMI_RX[1]	T9	DMI	I
DMI_RX[2]	R6	DMI	I
DMI_RX[3]	U8	DMI	I
DMI_TX#[0]	N4	DMI	0
DMI_TX#[1]	R4	DMI	0
DMI_TX#[2]	P1	DMI	0
DMI_TX#[3]	U6	DMI	0
DMI_TX[0]	N2	DMI	0
DMI_TX[1]	R2	DMI	0
DMI_TX[2]	Р3	DMI	0
DMI_TX[3]	T5	DMI	0
DPLL_REF_CLK	AJ4	Diff Clk	I
DPLL_REF_CLK#	AJ2	Diff Clk	I
eDP_AUX	AE4	eDP	I/O
eDP_AUX#	AE2	eDP	I/O



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball # **Buffer Type** Dir **Ball Name** eDP_COMPIO AC2 Analog Ι eDP_HPD# AE8 Asynch CMOS Ι eDP_ICOMPO AB1 Ι Analog eDP_TX#[0] AG2 eDP 0 eDP_TX#[1] AF1 eDP 0 eDP_TX#[2] AE6 eDP 0 eDP_TX#[3] AG6 eDP 0 eDP_TX[0] AG4 eDP 0 eDP_TX[1] AF3 eDP 0 eDP_TX[2] AF7 eDP 0 eDP_TX[3] AG8 eDP 0 FDI_INT AD9 Asynch CMOS Ι FDI0_FSYNC AC8 CMOS Ι FDI0_LSYNC AB7 CMOS Ι FDI0_TX#[0] FDI V7 0 FDI0_TX#[1] W8 FDI 0 FDI0_TX#[2] AA8 FDI 0 FDI0_TX#[3] AC10 FDI 0 FDI0_TX[0] W6 FDI 0 FDI0_TX[1] W10 FDI 0 FDI0_TX[2] Y9 FDI 0 AA10 FDI0_TX[3] FDI 0 FDI1_FSYNC AA2 CMOS Ι FDI1_LSYNC CMOS AB3 Ι FDI1_TX#[0] U4 FDI 0 FDI1_TX#[1] W2 FDI 0 FDI1_TX#[2] V1 FDI 0 FDI1_TX#[3] Y5 FDI 0 FDI1_TX[0] U2 FDI 0 FDI1_TX[1] W4 FDI 0 FDI1_TX[2] V3 FDI 0 FDI1_TX[3] AA6 FDI 0 PECI F53 Asynch I/O PEG_ICOMPI Ι G2 Analog PEG_ICOMPO Н1 Analog Ι PEG_RCOMPO F3 Analog Ι PEG_RX#[0] PCIe F23 Ι

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
PEG_RX#[1]	H23	PCIe	I
PEG_RX#[2]	H21	PCIe	I
PEG_RX#[3]	H19	PCIe	I
PEG_RX#[4]	J20	PCIe	I
PEG_RX#[5]	G18	PCIe	I
PEG_RX#[6]	K17	PCIe	I
PEG_RX#[7]	F15	PCIe	I
PEG_RX#[8]	H15	PCIe	I
PEG_RX#[9]	H13	PCIe	I
PEG_RX#[10]	H11	PCIe	I
PEG_RX#[11]	J12	PCIe	I
PEG_RX#[12]	E8	PCIe	I
PEG_RX#[13]	G10	PCIe	I
PEG_RX#[14]	J8	PCIe	I
PEG_RX#[15]	F7	PCIe	I
PEG_RX[0]	G22	PCIe	I
PEG_RX[1]	K23	PCIe	I
PEG_RX[2]	K21	PCIe	I
PEG_RX[3]	F19	PCIe	I
PEG_RX[4]	K19	PCIe	I
PEG_RX[5]	H17	PCIe	I
PEG_RX[6]	K15	PCIe	I
PEG_RX[7]	G14	PCIe	I
PEG_RX[8]	J16	PCIe	I
PEG_RX[9]	K13	PCIe	I
PEG_RX[10]	F11	PCIe	I
PEG_RX[11]	K11	PCIe	I
PEG_RX[12]	F9	PCIe	I
PEG_RX[13]	H9	PCIe	I
PEG_RX[14]	H7	PCIe	I
PEG_RX[15]	G6	PCIe	I
PEG_TX#[0]	A22	PCIe	0
PEG_TX#[1]	B23	PCIe	0
PEG_TX#[2]	C18	PCIe	0
PEG_TX#[3]	D21	PCIe	0
PEG_TX#[4]	B19	PCIe	0
PEG_TX#[5]	E20	PCIe	0
			1



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir PEG_TX#[6] A14 PCIe 0 PCIe PEG_TX#[7] D17 0 PEG_TX#[8] B15 PCIe 0 PEG_TX#[9] E16 PCIe 0 PEG_TX#[10] D13 PCIe 0 PEG_TX#[11] A10 PCIe 0 PEG_TX#[12] B11 PCIe 0 PEG_TX#[13] D9 PCIe 0 PEG_TX#[14] B7 PCIe 0 PEG_TX#[15] E12 PCIe 0 PEG_TX[0] C22 PCIe 0 PEG_TX[1] D23 PCIe 0 PEG_TX[2] A18 PCIe 0 PEG_TX[3] B21 PCIe 0 PEG_TX[4] D19 PCIe 0 PEG_TX[5] F21 PCIe 0 PEG_TX[6] C14 PCIe 0 PEG_TX[7] B17 PCIe 0 PEG_TX[8] D15 PCIe 0 PEG_TX[9] F17 PCIe 0 PEG_TX[10] B13 PCIe 0 PEG_TX[11] C10 PCIe 0 PEG_TX[12] D11 PCIe 0 PEG_TX[13] В9 PCIe Ω PEG_TX[14] D7 PCIe 0 PEG_TX[15] F13 PCIe 0 PM_SYNC K53 Asynch CMOS Ι PRDY# J62 Asynch CMOS 0 PREQ# H65 Asynch CMOS Ι PROC_DETECT# B59 0 Analog PROC_SELECT# AH9 N/A 0 PROCHOT# H51 Asynch CMOS I/O RESET# K51 Asynch CMOS Ι RSVD G64 **RSVD** BJ42 **RSVD** BJ34 RSVD BJ22

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

_		(Continued)	
Ball Name	Ball #	Buffer Type	Dir
RSVD	BH43		
RSVD	BH35		
RSVD	BH25		
RSVD	BH23		
RSVD	BH21		
RSVD	BH19		
RSVD	BG62		
RSVD	BG34		
RSVD	BG26		
RSVD	BG22		
SB_DIMM_VREFDQ	BG4	Analog	0
RSVD	BF63		
RSVD	BF43		
RSVD	BF41		
RSVD	BF35		
RSVD	BF25		
RSVD	BF23		
RSVD	BF21		
RSVD	BF19		
SA_DIMM_VREFDQ	BF3	Analog	0
RSVD	BE32		
RSVD	BE16		
RSVD	BE6		
RSVD	BD33		
RSVD	BD29		
RSVD	BD19		
RSVD	BD15		
RSVD	BD13		
RSVD	BC42		
RSVD	BC30		
RSVD	BC14		
RSVD	BB57		
RSVD	BB43		
RSVD	BB25		
RSVD	BB17		
RSVD	BB15		
RSVD	BB13		



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir RSVD BA48 RSVD BA16 RSVD AY45 RSVD AY41 RSVD AY17 RSVD AY15 RSVD AY13 RSVD AW50 RSVD AW46 RSVD AW42 RSVD AW14 RSVD AJ10 RSVD AJ6 RSVD AH5 RSVD AD5 RSVD AC6 RSVD AC4 RSVD AA4 RSVD P7 RSVD N6 RSVD М9 RSVD M5 RSVD L10 RSVD L6 RSVD L4 RSVD L2 RSVD K49 RSVD K47 RSVD K9 RSVD K7 RSVD K5 RSVD J50 RSVD J4 RSVD J2 RSVD H49 RSVD H47 RSVD Н5

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

	_		_
Ball Name	Ball #	Buffer Type	Dir
RSVD	G52		
RSVD	G48		
RSVD	G4		
RSVD	F5		
RSVD	D49		
RSVD	D25		
RSVD	D3		
RSVD	C52		
RSVD	C24		
RSVD	C4		
RSVD	B53		
RSVD	B25		
SA_BS[0]	BA36	DDR3	0
SA_BS[1]	BC38	DDR3	0
SA_BS[2]	BB19	DDR3	0
SA_CAS#	BE44	DDR3	0
SA_CKE[0]	BC18	DDR3	0
SA_CKE[1]	BD17	DDR3	0
SA_CLK#[0]	BA32	DDR3	0
SA_CLK#[1]	AY33	DDR3	0
SA_CK[0]	BB31	DDR3	0
SA_CK[1]	AW34	DDR3	0
SA_CS#[0]	BD41	DDR3	0
SA_CS#[1]	BD45	DDR3	0
SA_DQ[0]	AL6	DDR3	I/O
SA_DQ[1]	AL8	DDR3	I/O
SA_DQ[2]	AP7	DDR3	I/O
SA_DQ[3]	AM5	DDR3	I/O
SA_DQ[4]	AK7	DDR3	I/O
SA_DQ[5]	AL10	DDR3	I/O
SA_DQ[6]	AN10	DDR3	I/O
SA_DQ[7]	AM9	DDR3	I/O
SA_DQ[8]	AR10	DDR3	I/O
SA_DQ[9]	AR8	DDR3	I/O
SA_DQ[10]	AV7	DDR3	I/O
SA_DQ[11]	AY5	DDR3	I/O
SA_DQ[12]	AT5	DDR3	I/O
	1		



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Buffer Type Ball # Dir SA_DQ[13] AR6 DDR3 I/O AW6 DDR3 SA_DQ[14] I/O SA_DQ[15] AT9 DDR3 I/O SA_DQ[16] BA6 DDR3 I/O SA_DQ[17] BA8 DDR3 I/O SA_DQ[18] BG6 DDR3 I/O SA_DQ[19] AY9 DDR3 I/O SA_DQ[20] AW8 DDR3 I/O SA_DQ[21] BB7 DDR3 I/O SA_DQ[22] BC8 DDR3 I/O SA_DQ[23] BE4 DDR3 I/O SA_DQ[24] AW12 DDR3 I/O SA_DQ[25] AV11 DDR3 I/O SA_DQ[26] BB11 DDR3 I/O SA_DQ[27] BA12 DDR3 I/O SA_DQ[28] BE8 DDR3 I/O DDR3 SA_DQ[29] **BA10** I/O SA_DQ[30] BD11 DDR3 I/O SA_DQ[31] BE12 DDR3 I/O SA_DQ[32] BB49 DDR3 I/O SA_DQ[33] AY49 DDR3 I/O SA_DQ[34] BE52 DDR3 I/O SA_DQ[35] BD51 DDR3 I/O BD49 DDR3 I/O SA_DQ[36] SA_DQ[37] BE48 DDR3 I/O SA_DQ[38] BA52 DDR3 I/O SA_DQ[39] AY51 DDR3 I/O SA_DQ[40] BC54 DDR3 I/O SA_DQ[41] AY53 DDR3 I/O SA_DQ[42] AW54 DDR3 I/O SA_DQ[43] AY55 DDR3 I/O SA_DQ[44] BD53 DDR3 I/O SA_DQ[45] BB53 DDR3 I/O SA_DQ[46] BE56 DDR3 I/O SA_DQ[47] BA56 DDR3 I/O SA_DQ[48] BD57 DDR3 I/O SA_DQ[49] BF61 DDR3 I/O

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
SA_DQ[50]	BA60	DDR3	I/O
SA_DQ[51]	BB61	DDR3	I/O
SA_DQ[52]	BE60	DDR3	I/O
SA_DQ[53]	BD63	DDR3	I/O
SA_DQ[54]	BB59	DDR3	I/O
SA_DQ[55]	BC58	DDR3	I/O
SA_DQ[56]	AW58	DDR3	I/O
SA_DQ[57]	AY59	DDR3	I/O
SA_DQ[58]	AL60	DDR3	I/O
SA_DQ[59]	AP61	DDR3	I/O
SA_DQ[60]	AW60	DDR3	I/O
SA_DQ[61]	AY57	DDR3	I/O
SA_DQ[62]	AN60	DDR3	I/O
SA_DQ[63]	AR60	DDR3	I/O
SA_DQS#[0]	AN8	DDR3	I/O
SA_DQS#[1]	AU6	DDR3	I/O
SA_DQS#[2]	BC6	DDR3	I/O
SA_DQS#[3]	BD9	DDR3	I/O
SA_DQS#[4]	BC50	DDR3	I/O
SA_DQS#[5]	BB55	DDR3	I/O
SA_DQS#[6]	BD59	DDR3	I/O
SA_DQS#[7]	AU60	DDR3	I/O
SA_DQS[0]	AN6	DDR3	I/O
SA_DQS[1]	AU8	DDR3	I/O
SA_DQS[2]	BD5	DDR3	I/O
SA_DQS[3]	BC10	DDR3	I/O
SA_DQS[4]	BB51	DDR3	I/O
SA_DQS[5]	BD55	DDR3	I/O
SA_DQS[6]	BD61	DDR3	I/O
SA_DQS[7]	AV61	DDR3	I/O
SA_MA[0]	BD27	DDR3	0
SA_MA[1]	BA28	DDR3	0
SA_MA[2]	BB27	DDR3	0
SA_MA[3]	AW26	DDR3	0
SA_MA[4]	BB23	DDR3	0
SA_MA[5]	BA24	DDR3	0
SA_MA[6]	AY21	DDR3	0
L	1	l .	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball # **Buffer Type Ball Name** Dir SA_MA[7] BD21 DDR3 0 BC22 DDR3 SA_MA[8] 0 SA_MA[9] BB21 DDR3 0 SA_MA[10] AW38 DDR3 0 AW22 SA_MA[11] DDR3 0 SA_MA[12] BA20 DDR3 0 SA_MA[13] BB45 DDR3 0 SA_MA[14] BE20 DDR3 0 SA_MA[15] AW18 DDR3 0 SA_ODT[0] BB41 DDR3 0 SA_ODT[1] BC46 DDR3 0 SA_RAS# BE36 DDR3 0 SA_WE# BA44 DDR3 0 BJ38 DDR3 SB_BS[0] 0 DDR3 BD37 SB_BS[1] Ω SB_BS[2] AY29 DDR3 0 SB_CAS# DDR3 BH39 0 SB_CKE[0] BD25 DDR3 0 BJ26 DDR3 SB_CKE[1] 0 SB_CLK#[0] BH33 DDR3 0 SB_CLK#[1] DDR3 BH37 0 BF33 DDR3 SB_CK[0] 0 SB_CK[1] BF37 DDR3 0 DDR3 SB_CS#[0] BE40 0 SB_CS#[1] BH41 DDR3 0 SB_DQ[0] AL4 DDR3 I/O DDR3 SB_DQ[1] AK3 I/O SB_DQ[2] AP3 DDR3 I/O SB_DQ[3] AR2 DDR3 I/O DDR3 SB_DQ[4] AL2 I/O AK1 DDR3 SB_DQ[5] I/O SB_DQ[6] AP1 DDR3 I/O SB_DQ[7] AR4 DDR3 I/O AV3 DDR3 SB_DQ[8] I/O SB_DQ[9] AU4 DDR3 I/O DDR3 SB_DQ[10] BA4 I/O BB1 DDR3 SB_DQ[11] I/O

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

			1
Ball Name	Ball #	Buffer Type	Dir
SB_DQ[12]	AV1	DDR3	I/O
SB_DQ[13]	AU2	DDR3	I/O
SB_DQ[14]	BA2	DDR3	I/O
SB_DQ[15]	BB3	DDR3	I/O
SB_DQ[16]	BC2	DDR3	I/O
SB_DQ[17]	BF7	DDR3	I/O
SB_DQ[18]	BF11	DDR3	I/O
SB_DQ[19]	BJ10	DDR3	I/O
SB_DQ[20]	BC4	DDR3	I/O
SB_DQ[21]	BH7	DDR3	I/O
SB_DQ[22]	BH11	DDR3	I/O
SB_DQ[23]	BG10	DDR3	I/O
SB_DQ[24]	BJ14	DDR3	I/O
SB_DQ[25]	BG14	DDR3	I/O
SB_DQ[26]	BF17	DDR3	I/O
SB_DQ[27]	BJ18	DDR3	I/O
SB_DQ[28]	BF13	DDR3	I/O
SB_DQ[29]	BH13	DDR3	I/O
SB_DQ[30]	BH17	DDR3	I/O
SB_DQ[31]	BG18	DDR3	I/O
SB_DQ[32]	BH49	DDR3	I/O
SB_DQ[33]	BF47	DDR3	I/O
SB_DQ[34]	BH53	DDR3	I/O
SB_DQ[35]	BG50	DDR3	I/O
SB_DQ[36]	BF49	DDR3	I/O
SB_DQ[37]	BH47	DDR3	I/O
SB_DQ[38]	BF53	DDR3	I/O
SB_DQ[39]	BJ50	DDR3	I/O
SB_DQ[40]	BF55	DDR3	I/O
SB_DQ[41]	BH55	DDR3	I/O
SB_DQ[42]	BJ58	DDR3	I/O
SB_DQ[43]	BH59	DDR3	I/O
SB_DQ[44]	BJ54	DDR3	I/O
SB_DQ[45]	BG54	DDR3	I/O
SB_DQ[46]	BG58	DDR3	I/O
SB_DQ[47]	BF59	DDR3	I/O
SB_DQ[48]	BA64	DDR3	I/O
			l



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir SB_DQ[49] BC62 DDR3 I/O AU62 DDR3 SB_DQ[50] I/O SB_DQ[51] AW64 DDR3 I/O SB_DQ[52] BA62 DDR3 I/O SB_DQ[53] BC64 DDR3 I/O SB_DQ[54] AU64 DDR3 I/O SB_DQ[55] AW62 DDR3 I/O SB_DQ[56] AR64 DDR3 I/O SB_DQ[57] AT65 DDR3 I/O SB_DQ[58] AL64 DDR3 I/O SB_DQ[59] AM65 DDR3 I/O SB_DQ[60] AR62 DDR3 I/O SB_DQ[61] AT63 DDR3 I/O SB_DQ[62] AL62 DDR3 I/O SB_DQ[63] AM63 DDR3 I/O SB_DQS#[0] AN4 DDR3 I/O SB_DQS#[1] DDR3 AW2 I/O SB_DQS#[2] BH9 DDR3 I/O SB_DQS#[3] BF15 DDR3 I/O SB_DQS#[4] BF51 DDR3 I/O SB_DQS#[5] BH57 DDR3 I/O SB_DQS#[6] AY63 DDR3 I/O SB_DQS#[7] AN62 DDR3 I/O AN2 DDR3 I/O SB_DQS[0] SB_DQS[1] AW4 DDR3 I/O SB_DQS[2] BF9 DDR3 I/O SB_DQS[3] BH15 DDR3 I/O SB_DQS[4] BH51 DDR3 I/O SB_DQS[5] BF57 DDR3 I/O SB_DQS[6] AY65 DDR3 I/O SB_DQS[7] AN64 DDR3 I/O SB_MA[0] BF31 DDR3 0 SB_MA[1] BH31 DDR3 0 SB_MA[2] BB37 DDR3 0 SB_MA[3] BC34 DDR3 0 BF27 DDR3 SB_MA[4] 0 SB_MA[5] BB33 DDR3 0

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball #	Buffer Type	Dir
BH27	DDR3	0
BG30	DDR3	0
BH29	DDR3	0
BF29	DDR3	0
AY37	DDR3	0
ВЈ30	DDR3	0
AW30	DDR3	0
BA40	DDR3	0
BB29	DDR3	0
BE28	DDR3	0
BG42	DDR3	0
BH45	DDR3	0
BG38	DDR3	0
BF39	DDR3	0
AY25	Asynch CMOS	I
BE24	DDR3	0
BJ46	Analog	I/O
BG46	Analog	I/O
BF45	Analog	I/O
BJ44	Analog	I
J58	CMOS	I
K61	CMOS	I
K59	CMOS	0
F51	Asynch CMOS	0
H59	CMOS	I
H63	CMOS	I
C60	Asynch CMOS	I
AH65	PWR	
AH63	PWR	
AH61	PWR	
AH58	PWR	
AH56	PWR	
AG64	PWR	
AG62	PWR	
1060	PWR	
AG60	PWK	
AF58	PWR	
	BG30 BH29 BH29 AY37 BJ30 BA40 BB28 BG42 BH45 BG38 BG38 BG46 BG46 BJ46 BJ46 BJ46 BJ46 BF45 BJ46 BF45 AH63 AH64 AH66 AH	BG30 DDR3 BH29 DDR3 BF29 DDR3 BF30 DDR3 BJ30 DDR3 BA40 DDR3 BB29 DDR3 BE28 DDR3 BG42 DDR3 BG38 DDR3 BF39 DDR3 BF45 Asynch CMOS BE24 DDR3 BJ46 Analog BF45 Analog BF45 Analog BJ44 Analog BJ58 CMOS K61 CMOS K59 CMOS F51 Asynch CMOS H63 CMOS H63 CMOS AH65 PWR AH65 PWR AH61 PWR AH56 PWR AH56 PWR AH56 PWR AH56 PWR



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VAXG AE64 PWR PWR VAXG AE62 VAXG AE60 PWR VAXG AD65 **PWR** VAXG AD63 PWR PWR VAXG AD61 VAXG AD58 PWR VAXG AD56 PWR PWR VAXG AB65 VAXG AB63 PWR VAXG AB61 **PWR** AB58 VAXG PWR VAXG AB56 PWR VAXG AA64 PWR VAXG AA62 PWR VAXG AA60 PWR VAXG Y58 PWR Y56 VAXG PWR VAXG W64 PWR VAXG W62 PWR PWR VAXG W60 VAXG V65 PWR VAXG V63 **PWR** VAXG PWR V61 VAXG V58 PWR VAXG V56 **PWR** VAXG PWR T65 PWR VAXG T63 VAXG T61 PWR VAXG T58 **PWR** VAXG PWR T56 VAXG R64 PWR VAXG R62 **PWR** PWR VAXG R60 VAXG R55 PWR VAXG R53 PWR VAXG R48 PWR

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

		(oontinded)	1
Ball Name	Ball #	Buffer Type	Dir
VAXG	N64	PWR	
VAXG	N62	PWR	
VAXG	N60	PWR	
VAXG	N58	PWR	
VAXG	N56	PWR	
VAXG	N52	PWR	
VAXG	N49	PWR	
VAXG	M65	PWR	
VAXG	M63	PWR	
VAXG	M61	PWR	
VAXG	M59	PWR	
VAXG	M55	PWR	
VAXG	M53	PWR	
VAXG	M48	PWR	
VAXG	L56	PWR	
VAXG	L52	PWR	
VAXG	L48	PWR	
VAXG_SENSE	F49	Analog	0
VAXG_VAL_SENSE	B49	Analog	0
VCC	R46	PWR	
VCC	R42	PWR	
VCC	R40	PWR	
VCC	R36	PWR	
VCC	R34	PWR	
VCC	R29	PWR	
VCC	R27	PWR	
VCC	R23	PWR	
VCC	R21	PWR	
VCC	N45	PWR	
VCC	N43	PWR	
VCC	N39	PWR	
VCC	N37	PWR	
VCC	N33	PWR	
VCC	N30	PWR	
VCC	N26	PWR	
VCC	N24	PWR	
VCC	N20	PWR	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VCC M46 PWR VCC M42 PWR VCC M40 PWR VCC M36 PWR VCC M34 PWR VCC M29 PWR VCC M27 PWR VCC M23 PWR VCC M21 PWR VCC L44 PWR VCC L40 PWR VCC L38 PWR VCC L34 **PWR** VCC L32 PWR VCC L28 PWR VCC L26 **PWR** VCC L22 **PWR** PWR VCC K45 VCC K43 PWR VCC K41 **PWR** VCC PWR K37 VCC K35 PWR VCC K31 PWR VCC K29 PWR VCC K25 PWR VCC J44 PWR VCC J40 PWR VCC J38 PWR VCC J34 PWR VCC PWR J32 VCC J28 PWR VCC J26 **PWR** VCC PWR H45 VCC H43 PWR VCC H41 **PWR** VCC H37 PWR VCC H35 PWR

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VCC	H31	PWR	
VCC	H29	PWR	
VCC	H25	PWR	
VCC	G44	PWR	
VCC	G40	PWR	
VCC	G38	PWR	
VCC	G34	PWR	
VCC	G32	PWR	
VCC	G28	PWR	
VCC	G26	PWR	
VCC	F45	PWR	
VCC	F43	PWR	
VCC	F41	PWR	
VCC	F37	PWR	
VCC	F35	PWR	
VCC	F31	PWR	
VCC	F29	PWR	
VCC	F25	PWR	
VCC	E44	PWR	
VCC	E40	PWR	
VCC	E38	PWR	
VCC	E34	PWR	
VCC	E32	PWR	
VCC	E28	PWR	
VCC	E26	PWR	
VCC	D45	PWR	
VCC	D43	PWR	
VCC	D41	PWR	
VCC	D37	PWR	
VCC	D35	PWR	
VCC	D31	PWR	
VCC	D29	PWR	
VCC	C44	PWR	
VCC	C40	PWR	
VCC	C38	PWR	
VCC	C34	PWR	
VCC	C32	PWR	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VCC C28 PWR VCC PWR C26 VCC B45 PWR VCC B43 **PWR** VCC PWR B41 VCC B37 PWR VCC B35 PWR VCC PWR B31 VCC B29 PWR VCC A44 PWR VCC A40 **PWR** VCC A38 PWR VCC A34 PWR VCC A32 PWR VCC PWR A28 VCC A26 PWR RSVD F47 Analog 0 VCC_SENSE B47 Analog 0 VCC_VAL_SENSE D47 Analog 0 VCCDQ PWR AV23 VCCDQ AT23 PWR VCCDQ AP23 PWR VCCDQ AL23 **PWR** VCCIO AV55 PWR VCCIO AV53 PWR VCCIO AV48 **PWR** VCCIO AV17 PWR VCCIO AV15 PWR VCCIO AV12 PWR VCCIO AU58 **PWR** VCCIO AU56 PWR VCCIO AU52 PWR VCCIO AU49 PWR VCCIO AU20 PWR VCCIO AU18 PWR VCCIO AT55 PWR VCCIO AT53 PWR

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

_			
Ball Name	Ball #	Buffer Type	Dir
VCCIO	AT48	PWR	
VCCIO	AT17	PWR	
VCCIO	AT15	PWR	
VCCIO	AT12	PWR	
VCCIO	AR58	PWR	
VCCIO	AR56	PWR	
VCCIO	AR52	PWR	
VCCIO	AR49	PWR	
VCCIO	AR20	PWR	
VCCIO	AR18	PWR	
VCCIO	AR16	PWR	
VCCIO	AR14	PWR	
VCCIO	AP55	PWR	
VCCIO	AP53	PWR	
VCCIO	AP48	PWR	
VCCIO	AN58	PWR	
VCCIO	AN56	PWR	
VCCIO	AN52	PWR	
VCCIO	AN49	PWR	
VCCIO	AN20	PWR	
VCCIO	AN18	PWR	
VCCIO	AN16	PWR	
VCCIO	AN14	PWR	
VCCIO	AM11	PWR	
VCCIO	AL55	PWR	
VCCIO	AL53	PWR	
VCCIO	AL48	PWR	
VCCIO	AL17	PWR	
VCCIO	AL15	PWR	
VCCIO	AL12	PWR	
VCCIO	AK58	PWR	
VCCIO	AK56	PWR	
VCCIO	AJ17	PWR	
VCCIO	AJ15	PWR	
VCCIO	AJ12	PWR	
VCCIO	AH16	PWR	
VCCIO	AH14	PWR	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # Dir **Buffer Type** VCCIO AH11 PWR VCCIO AF16 PWR VCCIO AF14 PWR VCCIO AE17 PWR VCCIO AE15 PWR VCCIO AE12 PWR VCCIO AD11 PWR VCCIO AC17 PWR VCCIO AC15 PWR VCCIO AC12 **PWR** VCCIO AB16 PWR VCCIO AB14 PWR VCCIO Y16 **PWR** VCCIO Y14 PWR PWR VCCIO Y11 VCCIO_SEL AJ8 N/A 0 VCCIO_SENSE AW10 Analog 0 VCCPLL AK65 PWR VCCPLL AK63 PWR VCCPLL AK61 **PWR** PWR VCCPQE AV21 VCCPQE AT21 PWR VCCPQE AP21 PWR VCCPQE AL21 PWR VCCSA W17 PWR VCCSA W15 PWR **VCCSA** W12 PWR VCCSA U17 PWR VCCSA U15 PWR VCCSA U12 PWR VCCSA T16 PWR **VCCSA** T14 **PWR** PWR VCCSA T11 VCCSA N18 PWR **VCCSA** N16 **PWR** VCCSA N14 **PWR** VCCSA M17 PWR

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Бу Ба	ii ivaiiie	(Continued)	
Ball Name	Ball #	Buffer Type	Dir
VCCSA	M15	PWR	
VCCSA	M12	PWR	
VCCSA	M11	PWR	
VCCSA	L18	PWR	
VCCSA	L14	PWR	
VCCSA_SENSE	К3	Analog	0
VCCSA_VID[0]	AE10	CMOS	0
VCCSA_VID[1]	AG10	CMOS	0
VDDQ	BJ36	PWR	
VDDQ	BJ28	PWR	
VDDQ	BG40	PWR	
VDDQ	BG32	PWR	
VDDQ	BD47	PWR	
VDDQ	BD43	PWR	
VDDQ	BD39	PWR	
VDDQ	BD31	PWR	
VDDQ	BD23	PWR	
VDDQ	BB35	PWR	
VDDQ	AY47	PWR	
VDDQ	AY43	PWR	
VDDQ	AY39	PWR	
VDDQ	AY35	PWR	
VDDQ	AY31	PWR	
VDDQ	AY27	PWR	
VDDQ	AY23	PWR	
VDDQ	AV46	PWR	
VDDQ	AV42	PWR	
VDDQ	AV40	PWR	
VDDQ	AV36	PWR	
VDDQ	AV34	PWR	
VDDQ	AV29	PWR	
VDDQ	AV27	PWR	
VDDQ	AU45	PWR	
VDDQ	AU43	PWR	
VDDQ	AU39	PWR	
VDDQ	AU37	PWR	
VDDQ	AU33	PWR	
	1		



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir AU30 VDDQ PWR VDDQ AU26 PWR VDDQ AU24 PWR VDDQ AT46 **PWR** VDDQ AT42 PWR AT40 PWR VDDQ VDDQ AT36 PWR AT34 VDDQ PWR VDDQ AT29 PWR VDDQ AT27 PWR VDDQ AR45 **PWR** AR43 VDDQ PWR VDDQ AR39 PWR VDDQ AR37 PWR VDDQ AR33 PWR VDDQ AR30 PWR VDDQ AR26 PWR VDDQ AR24 PWR VDDQ AP46 PWR AP42 VDDQ PWR AP40 VDDQ PWR VDDQ AP36 PWR VDDQ AP34 **PWR** VDDQ AP29 PWR VDDQ AP27 PWR VDDQ AN45 **PWR** VDDQ AN43 PWR AN39 PWR VDDQ VDDQ AN37 PWR VDDQ AN33 **PWR** AN30 PWR VDDQ VDDQ AN26 PWR VDDQ AN24 **PWR** VDDQ AL46 PWR VDDQ AL42 PWR VDDQ AL40 PWR VDDQ AL36 PWR

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

•			
Ball Name	Ball #	Buffer Type	Dir
VDDQ	AL34	PWR	
VDDQ	AL29	PWR	
VDDQ	AL27	PWR	
VDDQ_SENSE	AY19	Analog	0
VIDALERT#	B51	CMOS	I
VIDSCLK	D51	CMOS	0
VIDSOUT	A50	CMOS	I/O
VSS	BJ56	GND	
VSS	BJ52	GND	
VSS	BJ48	GND	
VSS	BJ40	GND	
VSS	BJ32	GND	
VSS	BJ24	GND	
VSS	BJ20	GND	
VSS	BJ16	GND	
VSS	BJ12	GND	
VSS	ВЈ8	GND	
VSS	BG60	GND	
VSS	BG56	GND	
VSS	BG52	GND	
VSS	BG48	GND	
VSS	BG44	GND	
VSS	BG36	GND	
VSS	BG28	GND	
VSS	BG24	GND	
VSS	BG20	GND	
VSS	BG16	GND	
VSS	BG12	GND	
VSS	BG8	GND	
VSS	BF5	GND	
VSS	BE62	GND	
VSS	BE58	GND	
VSS	BE54	GND	
VSS	BE50	GND	
VSS	BE46	GND	
VSS	BE42	GND	
VSS	BE38	GND	
		L	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VSS BE34 GND VSS BE30 GND VSS BE26 GND VSS BE22 GND VSS BE18 GND VSS BE14 GND VSS BE10 GND VSS BD35 GND VSS BD7 GND VSS BD3 GND VSS BC60 GND VSS BC56 GND VSS BC52 GND VSS BC48 GND VSS GND BC44 VSS BC40 GND VSS BC36 GND VSS BC32 GND VSS BC28 GND VSS BC26 GND VSS BC24 GND VSS BC20 GND VSS BC16 GND VSS BC12 GND VSS BB65 GND VSS BB63 GND VSS **BB47** GND VSS BB39 GND VSS BB9 GND VSS BB5 GND

BA58

BA54

BA50

BA46

BA42

BA38

BA34

GND

GND

GND

GND

GND

GND

GND

VSS

VSS

VSS

VSS

VSS

VSS

VSS

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	BA30	GND	
VSS	BA26	GND	
VSS	BA22	GND	
VSS	BA18	GND	
VSS	BA14	GND	
VSS	AY61	GND	
VSS	AY11	GND	
VSS	AY7	GND	
VSS	AY3	GND	
VSS	AY1	GND	
VSS	AW56	GND	
VSS	AW52	GND	
VSS	AW48	GND	
VSS	AW44	GND	
VSS	AW40	GND	
VSS	AW36	GND	
VSS	AW32	GND	
VSS	AW28	GND	
VSS	AW24	GND	
VSS	AW16	GND	
VSS	AV65	GND	
VSS	AV63	GND	
VSS	AV59	GND	
VSS	AV57	GND	
VSS	AV50	GND	
VSS	AV44	GND	
VSS	AV38	GND	
VSS	AV31	GND	
VSS	AV25	GND	
VSS	AV19	GND	
VSS	AV9	GND	
VSS	AV5	GND	
VSS	AU54	GND	
VSS	AU47	GND	
VSS	AU41	GND	
VSS	AU35	GND	
VSS	AU28	GND	
L		I.	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VSS AU22 GND VSS AU16 GND VSS AU14 GND VSS AT61 GND VSS AT57 GND VSS AT50 GND VSS AT44 GND AT38 GND VSS VSS AT31 GND VSS AT25 GND VSS AT19 GND AT11 VSS GND VSS AT7 GND VSS AT3 GND VSS AT1 GND VSS AR54 GND VSS AR47 GND VSS AR41 GND VSS AR35 GND AR28 GND VSS AR22 GND VSS VSS AP65 GND VSS AP63 GND VSS AP57 GND VSS AP50 GND VSS AP44 GND AP38 VSS GND AP31 GND VSS VSS AP25 GND VSS AP19 GND VSS AP17 GND VSS AP15 GND AP12 VSS GND AP11 VSS GND VSS AP9 GND VSS AP5 GND VSS AN54 GND

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

	_		
Ball Name	Ball #	Buffer Type	Dir
VSS	AN47	GND	
VSS	AN41	GND	
VSS	AN35	GND	
VSS	AN28	GND	
VSS	AN22	GND	
VSS	AM61	GND	
VSS	AM7	GND	
VSS	AM3	GND	
VSS	AM1	GND	
VSS	AL57	GND	
VSS	AL50	GND	
VSS	AL44	GND	
VSS	AL38	GND	
VSS	AL31	GND	
VSS	AL25	GND	
VSS	AL19	GND	
VSS	AK16	GND	
VSS	AK14	GND	
VSS	AK11	GND	
VSS	AK9	GND	
VSS	AK5	GND	
VSS	AJ64	GND	
VSS	AJ62	GND	
VSS	AJ60	GND	
VSS	AJ57	GND	
VSS	AH7	GND	
VSS	AH3	GND	
VSS	AH1	GND	
VSS	AG57	GND	
VSS	AG17	GND	
VSS	AG15	GND	
VSS	AG12	GND	
VSS	AF65	GND	
VSS	AF63	GND	
VSS	AF61	GND	
VSS	AF11	GND	
VSS	AF9	GND	
	1		1



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VSS AF5 GND VSS AE57 GND VSS AD16 GND VSS AD14 GND VSS AD7 GND VSS AD3 GND VSS AD1 GND VSS AC64 GND VSS AC62 GND VSS AC60 GND VSS AC57 GND VSS AB11 GND VSS AB9 GND VSS AB5 GND VSS AA57 GND VSS AA17 GND VSS AA15 GND GND VSS AA12 VSS Y65 GND VSS Y63 GND VSS GND Y61 VSS Y7 GND VSS Y3 GND VSS Y1 GND VSS W57 GND VSS V16 GND VSS V14 GND VSS V11 GND VSS V9 GND GND VSS V5 VSS U64 GND VSS U62 GND VSS GND U60 VSS U57 GND VSS T7 GND VSS T3 GND

T1

GND

VSS

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	R57	GND	
VSS	R50	GND	
VSS	R44	GND	
VSS	R38	GND	
VSS	R31	GND	
VSS	R25	GND	
VSS	R19	GND	
VSS	R17	GND	
VSS	R15	GND	
VSS	R12	GND	
VSS	P65	GND	
VSS	P63	GND	
VSS	P61	GND	
VSS	P11	GND	
VSS	P9	GND	
VSS	P5	GND	
VSS	N54	GND	
VSS	N47	GND	
VSS	N41	GND	
VSS	N35	GND	
VSS	N28	GND	
VSS	N22	GND	
VSS	M57	GND	
VSS	M50	GND	
VSS	M44	GND	
VSS	M38	GND	
VSS	M31	GND	
VSS	M25	GND	
VSS	M19	GND	
VSS	M7	GND	
VSS	М3	GND	
VSS	M1	GND	
VSS	L64	GND	
VSS	L62	GND	
VSS	L60	GND	
VSS	L58	GND	
VSS	L54	GND	
	1	l .	1



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

by Ball Name (Continued) **Ball Name** Ball # **Buffer Type** Dir VSS L50 GND VSS GND L46 VSS L42 GND VSS L36 GND VSS L30 GND VSS L24 GND VSS L20 GND GND VSS L16 VSS L12 GND VSS L8 GND VSS K39 GND VSS K33 GND VSS K27 GND VSS K1 GND VSS GND J64 VSS J60 GND VSS J56 GND J52 VSS GND VSS J48 GND J46 GND VSS GND VSS J42 VSS J36 GND VSS J30 GND VSS J24 GND VSS J22 GND VSS J18 GND VSS GND J14 J10 GND VSS VSS J6 GND VSS H39 GND VSS H33 GND VSS H27 GND VSS Н3 GND VSS G62 GND VSS G58 GND VSS G54 GND VSS G50 GND

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Pall Name	Dell #	Duffer Ton-	D:
Ball Name	Ball #	Buffer Type	Dir
VSS	G46	GND	
VSS	G42	GND	
VSS	G36	GND	
VSS	G30	GND	
VSS	G24	GND	
VSS	G20	GND	
VSS	G16	GND	
VSS	G12	GND	
VSS	G8	GND	
VSS	F39	GND	
VSS	F33	GND	
VSS	F27	GND	
VSS	E60	GND	
VSS	E56	GND	
VSS	E52	GND	
VSS	E48	GND	
VSS	E46	GND	
VSS	E42	GND	
VSS	E36	GND	
VSS	E30	GND	
VSS	E24	GND	
VSS	E22	GND	
VSS	E18	GND	
VSS	E14	GND	
VSS	E10	GND	
VSS	E6	GND	
VSS	E4	GND	
VSS	D63	GND	
VSS	D39	GND	
VSS	D33	GND	
VSS	D27	GND	
VSS	C58	GND	
VSS	C54	GND	
VSS	C50	GND	
VSS	C46	GND	
VSS	C42	GND	
VSS	C36	GND	



Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

by Ball Name (Continued)				
Ball Name	Ball #	Buffer Type	Dir	
VSS	C30	GND		
VSS	C20	GND		
VSS	C16	GND		
VSS	C12	GND		
VSS	C8	GND		
VSS	B39	GND		
VSS	B33	GND		
VSS	B27	GND		
VSS	A56	GND		
VSS	A52	GND		
VSS	A42	GND		
VSS	A36	GND		
VSS	A30	GND		
VSS	A24	GND		
VSS	A20	GND		
VSS	A16	GND		
VSS	A12	GND		
VSS	A8	GND		
VSS_NCTF	BJ60			
VSS_NCTF	BJ6			
VSS_NCTF	BH61			
VSS_NCTF	BH5			
VSS_NCTF	BE64			
VSS_NCTF	BE2			
VSS_NCTF	BD65			
VSS_NCTF	BD1			
VSS_NCTF	F65			
VSS_NCTF	F1			
VSS_NCTF	E64			
VSS_NCTF	E2			
VSS_NCTF	B61			
VSS_NCTF	B5			
VSS_NCTF	A60			
VSS_NCTF	A6			
VSS_SENSE	A46	Analog	0	
VSS_SENSE_VDDQ	AW20	Analog	0	
VSS_VAL_SENSE	C48	Analog	0	

Table 8-2. BGA1224 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSSAXG_SENSE	E50	Analog	0
VSSAXG_VAL_SENSE	A48	Analog	0
VSS_SENSE_VCCIO	AU10	Analog	0



Figure 8-4. BGA1023 Ballmap (left side)






Figure 8-5. BGA1023 Ballmap (right side)






Table 8-3. BGA1023 Processor Ball List by Ball Name

by Ball Name				
Ball Name	Ball #	Buffer Type	Dir	
BCLK	J3	Diff Clk	I	
BCLK#	H2	Diff Clk	I	
BCLK_ITP	N59	Diff Clk	I	
BCLK_ITP#	N58	Diff Clk	I	
BPM#[0]	G58	Asynch CMOS	I/O	
BPM#[1]	E55	Asynch CMOS	I/O	
BPM#[2]	E59	Asynch CMOS	I/O	
BPM#[3]	G55	Asynch CMOS	I/O	
BPM#[4]	G59	Asynch CMOS	I/O	
BPM#[5]	H60	Asynch CMOS	I/O	
BPM#[6]	J59	Asynch CMOS	I/O	
BPM#[7]	J61	Asynch CMOS	I/O	
CATERR#	C49	Asynch CMOS	0	
CFG[0]	B50	CMOS	I	
CFG[1]	C51	CMOS	I	
CFG[2]	B54	CMOS	I	
CFG[3]	D53	CMOS	I	
CFG[4]	A51	CMOS	I	
CFG[5]	C53	CMOS	I	
CFG[6]	C55	CMOS	I	
CFG[7]	H49	CMOS	I	
CFG[8]	A55	CMOS	I	
CFG[9]	H51	CMOS	I	
CFG[10]	K49	CMOS	I	
CFG[11]	K53	CMOS	I	
CFG[12]	F53	CMOS	I	
CFG[13]	G53	CMOS	I	
CFG[14]	L51	CMOS	I	
CFG[15]	F51	CMOS	I	
CFG[16]	D52	CMOS	I	
CFG[17]	L53	CMOS	I	
DBR#	K58	Asynch CMOS	0	
DC_TEST_A4	A4	N/A		
DC_TEST_A58	A58	N/A		
DC_TEST_A59	A59	N/A		
DC_TEST_A61	A61	N/A		
DC_TEST_BD1	BD1	N/A		
	1			

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Бу Б	ali ivalii	e (Continued)
Ball Name	Ball #	Buffer Type	Dir
DC_TEST_BD61	BD61	N/A	
DC_TEST_BE1	BE1	N/A	
DC_TEST_BE3	BE3	N/A	
DC_TEST_BE59	BE59	N/A	
DC_TEST_BE61	BE61	N/A	
DC_TEST_BG1	BG1	N/A	
DC_TEST_BG3	BG3	N/A	
DC_TEST_BG4	BG4	N/A	
DC_TEST_BG58	BG58	N/A	
DC_TEST_BG59	BG59	N/A	
DC_TEST_BG61	BG61	N/A	
DC_TEST_C4	C4	N/A	
DC_TEST_C59	C59	N/A	
DC_TEST_C61	C61	N/A	
DC_TEST_D1	D1	N/A	
DC_TEST_D3	D3	N/A	
DC_TEST_D61	D61	N/A	
DMI_RX#[0]	M2	DMI	I
DMI_RX#[1]	P6	DMI	I
DMI_RX#[2]	P1	DMI	I
DMI_RX#[3]	P10	DMI	I
DMI_RX[0]	N3	DMI	I
DMI_RX[1]	P7	DMI	I
DMI_RX[2]	P3	DMI	I
DMI_RX[3]	P11	DMI	I
DMI_TX#[0]	K1	DMI	0
DMI_TX#[1]	M8	DMI	0
DMI_TX#[2]	N4	DMI	0
DMI_TX#[3]	R2	DMI	0
DMI_TX[0]	K3	DMI	0
DMI_TX[1]	M7	DMI	0
DMI_TX[2]	P4	DMI	0
DMI_TX[3]	Т3	DMI	0
DPLL_REF_CLK	AG3	Diff Clk	I
DPLL_REF_CLK#	AG1	Diff Clk	I
eDP_AUX	AF4	eDP	I/O
eDP_AUX#	AG4	eDP	I/O



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Buffer Type Ball # Dir eDP_COMPIO AF3 Analog Ι eDP_HPD# AG11 Asynch CMOS Ι eDP_ICOMPO AD2 Analog Ι eDP_TX#[0] AC3 eDP 0 eDP_TX#[1] AC4 eDP 0 eDP_TX#[2] AE11 eDP 0 eDP_TX#[3] AE7 eDP 0 eDP_TX[0] AC1 eDP 0 eDP_TX[1] AA4 eDP 0 eDP_TX[2] AE10 eDP 0 eDP_TX[3] AE6 eDP 0 FDI_INT U11 Asynch CMOS Ι FDI0_FSYNC AA11 **CMOS** Ι FDI0_LSYNC CMOS AA10 Ι U7 FDI0_TX#[0] FDI 0 FDI0_TX#[1] W11 FDI 0 FDI0_TX#[2] W1 FDI 0 FDI0_TX#[3] AA6 FDI 0 FDI0_TX[0] U6 FDI 0 FDI0_TX[1] W10 FDI 0 FDI0_TX[2] W3 FDI 0 FDI0_TX[3] AA7 FDI 0 FDI1_FSYNC AC12 CMOS Ι FDI1_LSYNC AG8 CMOS Τ FDI1_TX#[0] W6 FDI 0 FDI1_TX#[1] V4 FDI 0 FDI1_TX#[2] Y2 FDI 0 FDI1_TX#[3] AC9 FDI 0 FDI1_TX[0] W7 FDI 0 FDI1_TX[1] T4 FDI 0 FDI1_TX[2] AA3 FDI 0 FDI1_TX[3] AC8 FDI 0 PECI A48 I/O Asynch PEG_ICOMPI G3 Analog I PEG_ICOMPO G1 Analog Ι PEG_RCOMPO G4 Analog Ι PEG_RX#[0] H22 PCIe Ι

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

		e (continueu	_
Ball Name	Ball #	Buffer Type	Dir
PEG_RX#[1]	J21	PCIe	I
PEG_RX#[2]	B22	PCIe	I
PEG_RX#[3]	D21	PCIe	I
PEG_RX#[4]	A19	PCIe	I
PEG_RX#[5]	D17	PCIe	I
PEG_RX#[6]	B14	PCIe	I
PEG_RX#[7]	D13	PCIe	I
PEG_RX#[8]	A11	PCIe	I
PEG_RX#[9]	B10	PCIe	I
PEG_RX#[10]	G8	PCIe	I
PEG_RX#[11]	A8	PCIe	I
PEG_RX#[12]	В6	PCIe	I
PEG_RX#[13]	H8	PCIe	I
PEG_RX#[14]	E5	PCIe	I
PEG_RX#[15]	K7	PCIe	I
PEG_RX[0]	K22	PCIe	I
PEG_RX[1]	K19	PCIe	I
PEG_RX[2]	C21	PCIe	I
PEG_RX[3]	D19	PCIe	I
PEG_RX[4]	C19	PCIe	I
PEG_RX[5]	D16	PCIe	I
PEG_RX[6]	C13	PCIe	I
PEG_RX[7]	D12	PCIe	I
PEG_RX[8]	C11	PCIe	I
PEG_RX[9]	C9	PCIe	I
PEG_RX[10]	F8	PCIe	I
PEG_RX[11]	C8	PCIe	I
PEG_RX[12]	C5	PCIe	I
PEG_RX[13]	H6	PCIe	I
PEG_RX[14]	F6	PCIe	I
PEG_RX[15]	K6	PCIe	I
PEG_TX#[0]	G22	PCIe	0
PEG_TX#[1]	C23	PCIe	0
PEG_TX#[2]	D23	PCIe	0
PEG_TX#[3]	F21	PCIe	0
PEG_TX#[4]	H19	PCIe	0
PEG_TX#[5]	C17	PCIe	0



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

	1		
Ball Name	Ball #	Buffer Type	Dir
PEG_TX#[6]	K15	PCIe	0
PEG_TX#[7]	F17	PCIe	0
PEG_TX#[8]	F14	PCIe	0
PEG_TX#[9]	A15	PCIe	0
PEG_TX#[10]	J14	PCIe	0
PEG_TX#[11]	H13	PCIe	0
PEG_TX#[12]	M10	PCIe	0
PEG_TX#[13]	F10	PCIe	0
PEG_TX#[14]	D9	PCIe	0
PEG_TX#[15]	34	PCIe	0
PEG_TX[0]	F22	PCIe	0
PEG_TX[1]	A23	PCIe	0
PEG_TX[2]	D24	PCIe	0
PEG_TX[3]	E21	PCIe	0
PEG_TX[4]	G19	PCIe	0
PEG_TX[5]	B18	PCIe	0
PEG_TX[6]	K17	PCIe	0
PEG_TX[7]	G17	PCIe	0
PEG_TX[8]	E14	PCIe	0
PEG_TX[9]	C15	PCIe	0
PEG_TX[10]	K13	PCIe	0
PEG_TX[11]	G13	PCIe	0
PEG_TX[12]	K10	PCIe	0
PEG_TX[13]	G10	PCIe	0
PEG_TX[14]	D8	PCIe	0
PEG_TX[15]	K4	PCIe	0
PM_SYNC	C48	Asynch CMOS	I
PRDY#	N53	Asynch CMOS	0
PREQ#	N55	Asynch CMOS	I
PROC_DETECT#	C57	Analog	0
PROC_SELECT#	F49	N/A	0
PROCHOT#	C45	Asynch CMOS	I/O
RESET#	D44	Asynch CMOS	I
RSVD	BG26		
RSVD	BG22		
SB_DIMM_VREFDQ	BG7	Analog	0
RSVD	BF23		
	1		l

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Dell News	D-11 "	D. effect T	
Ball Name	Ball #	Buffer Type	Dir
RSVD	BE26		
RSVD	BE24		
RSVD	BE22		
SA_DIMM_VREFDQ	BE7	Analog	0
RSVD	BD26		
RSVD	BD25		
RSVD	BD22		
RSVD	BD21		
RSVD	BB21		
RSVD	BB19		
RSVD	BA22		
RSVD	BA19		
RSVD	AY22		
RSVD	AY21		
RSVD	AV19		
RSVD	AU21		
RSVD	AU19		
RSVD	AT49		
RSVD	AT21		
RSVD	AM15		
RSVD	AM14		
RSVD	AH2		
RSVD	AG13		
RSVD	W14		
RSVD	U14		
RSVD	P13		
RSVD	N50		
RSVD	N42		
RSVD	M14		
RSVD	M13		
RSVD	L47		
RSVD	L45		
RSVD	L43		
RSVD	K48		
RSVD	K24		
RSVD	H48	DDD2	
SA_BS[0]	BD37	DDR3	0



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Buffer Type Ball # Dir SA_BS[1] BF36 DDR3 0 SA_BS[2] BA28 DDR3 0 SA_CAS# BE39 DDR3 0 SA_CKE[0] AY26 DDR3 0 SA_CKE[1] **BB26** DDR3 0 SA_CLK#[0] AV36 DDR3 0 SA_CLK#[1] AU40 DDR3 0 SA_CK[0] AU36 DDR3 0 SA_CK[1] AT40 DDR3 0 SA_CS#[0] BB40 DDR3 0 SA_CS#[1] BC41 DDR3 0 SA_DQ[0] AG6 DDR3 I/O SA_DQ[1] AJ6 DDR3 I/O SA_DQ[2] AP11 DDR3 I/O SA_DQ[3] AL6 DDR3 I/O SA_DQ[4] AJ10 DDR3 I/O SA_DQ[5] DDR3 AJ8 I/O SA_DQ[6] AL8 DDR3 I/O SA_DQ[7] AL7 DDR3 I/O SA_DQ[8] AR11 DDR3 I/O SA_DQ[9] AP6 DDR3 I/O SA_DQ[10] AU6 DDR3 I/O SA_DQ[11] AV9 DDR3 I/O SA_DQ[12] AR6 DDR3 I/O SA_DQ[13] AP8 DDR3 I/O SA_DQ[14] AT13 DDR3 I/O SA_DQ[15] AU13 DDR3 I/O SA_DQ[16] BC7 DDR3 I/O SA_DQ[17] BB7 DDR3 I/O SA_DQ[18] BA13 DDR3 I/O I/O SA_DQ[19] BB11 DDR3 SA_DQ[20] BA7 DDR3 I/O SA_DQ[21] BA9 DDR3 I/O SA_DQ[22] BB9 DDR3 I/O SA_DQ[23] AY13 DDR3 I/O SA_DQ[24] DDR3 AV14 I/O SA_DQ[25] AR14 DDR3 I/O

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
SA_DQ[26]	AY17	DDR3	I/O
SA_DQ[27]	AR19	DDR3	I/O
SA_DQ[28]	BA14	DDR3	I/O
SA_DQ[29]	AU14	DDR3	I/O
SA_DQ[30]	BB14	DDR3	I/O
SA_DQ[31]	BB17	DDR3	I/O
SA_DQ[32]	BA45	DDR3	I/O
SA_DQ[33]	AR43	DDR3	I/O
SA_DQ[34]	AW48	DDR3	I/O
SA_DQ[35]	BC48	DDR3	I/O
SA_DQ[36]	BC45	DDR3	I/O
SA_DQ[37]	AR45	DDR3	I/O
SA_DQ[38]	AT48	DDR3	I/O
SA_DQ[39]	AY48	DDR3	I/O
SA_DQ[40]	BA49	DDR3	I/O
SA_DQ[41]	AV49	DDR3	I/O
SA_DQ[42]	BB51	DDR3	I/O
SA_DQ[43]	AY53	DDR3	I/O
SA_DQ[44]	BB49	DDR3	I/O
SA_DQ[45]	AU49	DDR3	I/O
SA_DQ[46]	BA53	DDR3	I/O
SA_DQ[47]	BB55	DDR3	I/O
SA_DQ[48]	BA55	DDR3	I/O
SA_DQ[49]	AV56	DDR3	I/O
SA_DQ[50]	AP50	DDR3	I/O
SA_DQ[51]	AP53	DDR3	I/O
SA_DQ[52]	AV54	DDR3	I/O
SA_DQ[53]	AT54	DDR3	I/O
SA_DQ[54]	AP56	DDR3	I/O
SA_DQ[55]	AP52	DDR3	I/O
SA_DQ[56]	AN57	DDR3	I/O
SA_DQ[57]	AN53	DDR3	I/O
SA_DQ[58]	AG56	DDR3	I/O
SA_DQ[59]	AG53	DDR3	I/O
SA_DQ[60]	AN55	DDR3	I/O
SA_DQ[61]	AN52	DDR3	I/O
SA_DQ[62]	AG55	DDR3	I/O
L			



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

ру В	aii ivam	e (Continued)
Ball Name	Ball #	Buffer Type	Dir
SA_DQ[63]	AK56	DDR3	I/O
SA_DQS#[0]	AL11	DDR3	I/O
SA_DQS#[1]	AR8	DDR3	I/O
SA_DQS#[2]	AV11	DDR3	I/O
SA_DQS#[3]	AT17	DDR3	I/O
SA_DQS#[4]	AV45	DDR3	I/O
SA_DQS#[5]	AY51	DDR3	I/O
SA_DQS#[6]	AT55	DDR3	I/O
SA_DQS#[7]	AK55	DDR3	I/O
SA_DQS[0]	AJ11	DDR3	I/O
SA_DQS[1]	AR10	DDR3	I/O
SA_DQS[2]	AY11	DDR3	I/O
SA_DQS[3]	AU17	DDR3	I/O
SA_DQS[4]	AW45	DDR3	I/O
SA_DQS[5]	AV51	DDR3	I/O
SA_DQS[6]	AT56	DDR3	I/O
SA_DQS[7]	AK54	DDR3	I/O
SA_MA[0]	BG35	DDR3	0
SA_MA[1]	BB34	DDR3	0
SA_MA[2]	BE35	DDR3	0
SA_MA[3]	BD35	DDR3	0
SA_MA[4]	AT34	DDR3	0
SA_MA[5]	AU34	DDR3	0
SA_MA[6]	BB32	DDR3	0
SA_MA[7]	AT32	DDR3	0
SA_MA[8]	AY32	DDR3	0
SA_MA[9]	AV32	DDR3	0
SA_MA[10]	BE37	DDR3	0
SA_MA[11]	BA30	DDR3	0
SA_MA[12]	BC30	DDR3	0
SA_MA[13]	AW41	DDR3	0
SA_MA[14]	AY28	DDR3	0
SA_MA[15]	AU26	DDR3	0
SA_ODT[0]	AY40	DDR3	0
SA_ODT[1]	BA41	DDR3	0
SA_RAS#	BD39	DDR3	0
SA_WE#	AT41	DDR3	0
		1	

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
SB_BS[0]	BG39	DDR3	0
SB_BS[1]	BD42	DDR3	0
SB_BS[2]	AT22	DDR3	0
SB_CAS#	AV43	DDR3	0
SB_CKE[0]	AR22	DDR3	0
SB_CKE[1]	BF27	DDR3	0
SB_CLK#[0]	AY34	DDR3	0
SB_CLK#[1]	BB36	DDR3	0
SB_CK[0]	BA34	DDR3	0
SB_CK[1]	BA36	DDR3	0
SB_CS#[0]	BE41	DDR3	0
SB_CS#[1]	BE47	DDR3	0
SB_DQ[0]	AL4	DDR3	I/O
SB_DQ[1]	AL1	DDR3	I/O
SB_DQ[2]	AN3	DDR3	I/O
SB_DQ[3]	AR4	DDR3	I/O
SB_DQ[4]	AK4	DDR3	I/O
SB_DQ[5]	AK3	DDR3	I/O
SB_DQ[6]	AN4	DDR3	I/O
SB_DQ[7]	AR1	DDR3	I/O
SB_DQ[8]	AU4	DDR3	I/O
SB_DQ[9]	AT2	DDR3	I/O
SB_DQ[10]	AV4	DDR3	I/O
SB_DQ[11]	BA4	DDR3	I/O
SB_DQ[12]	AU3	DDR3	I/O
SB_DQ[13]	AR3	DDR3	I/O
SB_DQ[14]	AY2	DDR3	I/O
SB_DQ[15]	BA3	DDR3	I/O
SB_DQ[16]	BE9	DDR3	I/O
SB_DQ[17]	BD9	DDR3	I/O
SB_DQ[18]	BD13	DDR3	I/O
SB_DQ[19]	BF12	DDR3	I/O
SB_DQ[20]	BF8	DDR3	I/O
SB_DQ[21]	BD10	DDR3	I/O
SB_DQ[22]	BD14	DDR3	I/O
SB_DQ[23]	BE13	DDR3	I/O
SB_DQ[24]	BF16	DDR3	I/O
	1		



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Buffer Type Ball # Dir SB_DQ[25] BE17 DDR3 I/O DDR3 SB_DQ[26] BE18 I/O SB_DQ[27] BE21 DDR3 I/O SB_DQ[28] BE14 DDR3 I/O SB_DQ[29] BG14 DDR3 I/O SB_DQ[30] BG18 DDR3 I/O SB_DQ[31] BF19 DDR3 I/O SB_DQ[32] **BD50** DDR3 I/O SB_DQ[33] BF48 DDR3 I/O SB_DQ[34] **BD53** DDR3 I/O SB_DQ[35] BF52 DDR3 I/O SB_DQ[36] BD49 DDR3 I/O SB_DQ[37] BE49 DDR3 I/O SB_DQ[38] BD54 DDR3 I/O SB_DQ[39] BE53 DDR3 I/O SB_DQ[40] BF56 DDR3 I/O SB_DQ[41] BE57 DDR3 I/O SB_DQ[42] BC59 DDR3 I/O SB_DQ[43] AY60 DDR3 I/O SB_DQ[44] BE54 DDR3 I/O SB_DQ[45] BG54 DDR3 I/O SB_DQ[46] BA58 DDR3 I/O SB_DQ[47] AW59 DDR3 I/O AW58 DDR3 I/O SB_DQ[48] SB_DQ[49] AU58 DDR3 I/O SB_DQ[50] AN61 DDR3 I/O SB_DQ[51] AN59 DDR3 I/O SB_DQ[52] AU59 DDR3 I/O SB_DQ[53] AU61 DDR3 I/O SB_DQ[54] AN58 DDR3 I/O SB_DQ[55] AR58 DDR3 I/O SB_DQ[56] AK58 DDR3 I/O SB_DQ[57] AL58 DDR3 I/O SB_DQ[58] AG58 DDR3 I/O SB_DQ[59] AG59 DDR3 I/O SB_DQ[60] DDR3 AM60 I/O I/O SB_DQ[61] AL59 DDR3

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

by Ball Name (Continued)			
Ball Name	Ball #	Buffer Type	Dir
SB_DQ[62]	AF61	DDR3	I/O
SB_DQ[63]	AH60	DDR3	I/O
SB_DQS#[0]	AL3	DDR3	I/O
SB_DQS#[1]	AV3	DDR3	I/O
SB_DQS#[2]	BG11	DDR3	I/O
SB_DQS#[3]	BD17	DDR3	I/O
SB_DQS#[4]	BG51	DDR3	I/O
SB_DQS#[5]	BA59	DDR3	I/O
SB_DQS#[6]	AT60	DDR3	I/O
SB_DQS#[7]	AK59	DDR3	I/O
SB_DQS[0]	AM2	DDR3	I/O
SB_DQS[1]	AV1	DDR3	I/O
SB_DQS[2]	BE11	DDR3	I/O
SB_DQS[3]	BD18	DDR3	I/O
SB_DQS[4]	BE51	DDR3	I/O
SB_DQS[5]	BA61	DDR3	I/O
SB_DQS[6]	AR59	DDR3	I/O
SB_DQS[7]	AK61	DDR3	I/O
SB_MA[0]	BF32	DDR3	0
SB_MA[1]	BE33	DDR3	0
SB_MA[2]	BD33	DDR3	0
SB_MA[3]	AU30	DDR3	0
SB_MA[4]	BD30	DDR3	0
SB_MA[5]	AV30	DDR3	0
SB_MA[6]	BG30	DDR3	0
SB_MA[7]	BD29	DDR3	0
SB_MA[8]	BE30	DDR3	0
SB_MA[9]	BE28	DDR3	0
SB_MA[10]	BD43	DDR3	0
SB_MA[11]	AT28	DDR3	0
SB_MA[12]	AV28	DDR3	0
SB_MA[13]	BD46	DDR3	0
SB_MA[14]	AT26	DDR3	0
SB_MA[15]	AU22	DDR3	0
SB_ODT[0]	AT43	DDR3	0
SB_ODT[1]	BG47	DDR3	0
SB_RAS#	BF40	DDR3	0



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

		c (continued	
Ball Name	Ball #	Buffer Type	Dir
SB_WE#	BD45	DDR3	0
SM_DRAMPWROK	BE45	Asynch CMOS	I
SM_DRAMRST#	AT30	DDR3	0
SM_RCOMP[0]	BF44	Analog	I/O
SM_RCOMP[1]	BE43	Analog	I/O
SM_RCOMP[2]	BG43	Analog	I/O
SM_VREF	AY43	Analog	I
TCK	L56	CMOS	I
TDI	M60	CMOS	I
TDO	L59	CMOS	0
THERMTRIP#	D45	Asynch CMOS	0
TMS	L55	CMOS	I
TRST#	J58	CMOS	I
UNCOREPWRGOOD	B46	Asynch CMOS	I
VAXG	AE46	PWR	
VAXG	AD59	PWR	
VAXG	AD58	PWR	
VAXG	AD56	PWR	
VAXG	AD55	PWR	
VAXG	AD53	PWR	
VAXG	AD52	PWR	
VAXG	AD51	PWR	
VAXG	AD50	PWR	
VAXG	AD48	PWR	
VAXG	AD47	PWR	
VAXG	AC61	PWR	
VAXG	AB59	PWR	
VAXG	AB58	PWR	
VAXG	AB56	PWR	
VAXG	AB55	PWR	
VAXG	AB53	PWR	
VAXG	AB52	PWR	
VAXG	AB51	PWR	
VAXG	AB50	PWR	
VAXG	AB47	PWR	
VAXG	AA46	PWR	
VAXG	Y61	PWR	
	1		

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VAXG	Y48	PWR	
VAXG	W61	PWR	
VAXG	W56	PWR	
VAXG	W55	PWR	
VAXG	W53	PWR	
VAXG	W52	PWR	
VAXG	W51	PWR	
VAXG	W50	PWR	
VAXG	V59	PWR	
VAXG	V58	PWR	
VAXG	V56	PWR	
VAXG	V55	PWR	
VAXG	V53	PWR	
VAXG	V52	PWR	
VAXG	V51	PWR	
VAXG	V50	PWR	
VAXG	V48	PWR	
VAXG	V47	PWR	
VAXG	U46	PWR	
VAXG	T61	PWR	
VAXG	T59	PWR	
VAXG	T58	PWR	
VAXG	T48	PWR	
VAXG	P61	PWR	
VAXG	P56	PWR	
VAXG	P55	PWR	
VAXG	P53	PWR	
VAXG	P52	PWR	
VAXG	P51	PWR	
VAXG	P50	PWR	
VAXG	P48	PWR	
VAXG	P47	PWR	
VAXG	N45	PWR	
VAXG_SENSE	F45	Analog	0
VAXG_VAL_SENSE	H45	Analog	0
VCC	N38	PWR	
VCC	N34	PWR	



Table 8-3. BGA1023 Processor Ball List

by Ball Name (Continued) Ball Name Ball # **Buffer Type** Dir VCC N30 PWR VCC N26 PWR VCC L40 PWR VCC L36 PWR VCC L33 PWR VCC L28 PWR VCC L25 PWR VCC K42 PWR VCC K39 PWR VCC K37 **PWR** VCC PWR K35 VCC K34 PWR VCC K32 **PWR** VCC K29 PWR VCC K27 PWR VCC K26 **PWR** VCC J42 **PWR** VCC PWR J40 VCC J38 PWR VCC J37 **PWR** PWR VCC J35 VCC J34 PWR VCC J32 PWR VCC J29 PWR VCC J28 PWR VCC J26 PWR VCC J25 **PWR** VCC H40 PWR VCC H38 PWR VCC PWR H37 VCC H35 PWR VCC H34 **PWR** VCC H32 PWR VCC H29 PWR VCC H28 **PWR** VCC H26 PWR

H25

PWR

VCC

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VCC	G42	PWR	- D.II
VCC	F42	PWR	
VCC	F38	PWR	
VCC	F37	PWR	
VCC	F34	PWR	
VCC	F32	PWR	
VCC	F28	PWR	
VCC	F26	PWR	
VCC	F25	PWR	
VCC	E38	PWR	
VCC	E37	PWR	
VCC	E34	PWR	
VCC	E32	PWR	
VCC	E28	PWR	
VCC	E26	PWR	
VCC	D42	PWR	
VCC	D39	PWR	
VCC	D37	PWR	
VCC	D34	PWR	
VCC	D32	PWR	
VCC	D27	PWR	
VCC	C42	PWR	
VCC	C39	PWR	
VCC	C37	PWR	
VCC	C34	PWR	
VCC	C32	PWR	
VCC	C27	PWR	
VCC	C26	PWR	
VCC	A42	PWR	
		PWR	
VCC	A39		
VCC	A38	PWR	
VCC	A35	PWR	
VCC	A34	PWR	
VCC	A31	PWR	
VCC	A29	PWR	
VCC	A26	PWR	
RSVD	F48	Analog	0



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** VCC_SENSE F43 Analog 0 VCC_VAL_SENSE H43 Analog 0 VCCDQ AN26 PWR VCCDQ AM28 **PWR** VCCIO AN48 **PWR** VCCIO AN45 PWR VCCIO AN42 PWR VCCIO AN20 PWR VCCIO PWR AM47 VCCIO AM43 PWR VCCIO AM21 **PWR** VCCIO AM17 PWR VCCIO AM16 PWR VCCIO AL48 PWR VCCIO AL45 PWR VCCIO AL26 PWR VCCIO AL22 PWR VCCIO AL20 PWR VCCIO AL16 PWR VCCIO PWR AL15 VCCIO PWR AL14 VCCIO AK51 PWR VCCIO AK50 **PWR** VCCIO AJ47 PWR VCCIO AJ43 PWR VCCIO AJ25 **PWR** VCCIO PWR AJ21 VCCIO PWR AJ17 VCCIO AJ15 PWR VCCIO AJ14 **PWR** VCCIO AG51 PWR VCCIO AG50 PWR VCCIO AG48 **PWR** VCCIO PWR AG21 VCCIO AG20 PWR VCCIO AG17 PWR VCCIO AG16 PWR

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

			<u> </u>
Ball Name	Ball #	Buffer Type	Dir
VCCIO	AG15	PWR	
VCCIO	AF46	PWR	
VCCIO	AF20	PWR	
VCCIO	AF18	PWR	
VCCIO	AF16	PWR	
VCCIO	AE15	PWR	
VCCIO	AE14	PWR	
VCCIO	AD21	PWR	
VCCIO	AD18	PWR	
VCCIO	AD16	PWR	
VCCIO	AC13	PWR	
VCCIO	AB20	PWR	
VCCIO	AB17	PWR	
VCCIO	AA15	PWR	
VCCIO	AA14	PWR	
VCCIO	W17	PWR	
VCCIO	W16	PWR	
VCCIO_SEL	BC22	N/A	0
VCCIO_SENSE	AN16	Analog	0
VCCPLL	BC4	PWR	
VCCPLL	BC1	PWR	
VCCPLL	BB3	PWR	
VCCPQE	AN22	PWR	
VCCPQE	AM25	PWR	
VCCSA	W20	PWR	
VCCSA	V21	PWR	
VCCSA	V18	PWR	
VCCSA	V17	PWR	
VCCSA	V16	PWR	
VCCSA	U15	PWR	
VCCSA	R21	PWR	
VCCSA	R18	PWR	
VCCSA	R16	PWR	
VCCSA	P20	PWR	
VCCSA	P17	PWR	
VCCSA	N22	PWR	
VCCSA	N20	PWR	
	1		



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VCCSA N16 PWR VCCSA L21 PWR VCCSA L17 PWR VCCSA_SENSE U10 Analog 0 VCCSA_VID[0] D48 CMOS 0 VCCSA_VID[1] D49 CMOS 0 VDDQ BG33 PWR VDDQ BB28 PWR VDDQ BA40 PWR **VDDQ** AW26 **PWR** VDDQ AV41 PWR VDDQ AR40 PWR **VDDQ** AR36 **PWR** VDDQ AR34 **PWR** PWR VDDQ AR32 VDDQ AR30 **PWR** VDDQ AR28 **PWR** PWR VDDQ AR26 VDDQ AN38 PWR VDDQ AN34 **PWR** VDDQ AN30 PWR VDDQ AM40 PWR VDDQ AM36 PWR VDDQ AM33 PWR VDDQ AL42 PWR VDDQ AL38 PWR VDDQ AL34 **PWR** VDDQ AL30 PWR VDDQ AJ40 PWR VDDQ AJ36 PWR VDDQ AJ33 PWR **VDDQ** AJ28 **PWR** VDDQ_SENSE BC43 0 Analog VIDALERT# A44 CMOS I **VIDSCLK** B43 **CMOS** 0 VIDSOUT C44 CMOS I/O VSS GND BG53

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	BG49	GND	
VSS	BG45	GND	
VSS	BG41	GND	
VSS	BG37	GND	
VSS	BG28	GND	
VSS	BG24	GND	
VSS	BG21	GND	
VSS	BG17	GND	
VSS	BG13	GND	
VSS	BG9	GND	
VSS	BE5	GND	
VSS	BD56	GND	
VSS	BD52	GND	
VSS	BD48	GND	
VSS	BD44	GND	
VSS	BD40	GND	
VSS	BD36	GND	
VSS	BD32	GND	
VSS	BD27	GND	
VSS	BD23	GND	
VSS	BD19	GND	
VSS	BD16	GND	
VSS	BD12	GND	
VSS	BD8	GND	
VSS	BC57	GND	
VSS	BC13	GND	
VSS	BC5	GND	
VSS	BB53	GND	
VSS	BA51	GND	
VSS	BA48	GND	
VSS	BA32	GND	
VSS	BA26	GND	
VSS	BA21	GND	
VSS	BA17	GND	
VSS	BA11	GND	
VSS	BA1	GND	
VSS	AY58	GND	



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** VSS AY55 GND AY49 GND VSS VSS AY45 GND VSS AY41 **GND** VSS AY36 **GND** VSS AY30 GND VSS AY19 GND VSS GND AY14 VSS AY9 GND VSS AY4 GND VSS AW61 **GND** AW43 VSS GND VSS AW13 GND VSS AW7 GND VSS AV55 GND VSS AV48 GND VSS AV40 GND VSS AV34 GND VSS AV22 GND VSS AV21 GND AV17 GND VSS VSS AU51 GND VSS AU32 **GND** VSS AU28 GND VSS AU11 GND VSS AU7 **GND** VSS AU1 GND GND VSS AT58 VSS AT52 GND VSS AT45 **GND** VSS AT36 GND VSS AT19 GND VSS AT14 **GND** VSS AT4 GND VSS AR61 GND VSS AR48 GND VSS AR41 GND

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	AR21	GND	
VSS	AR17	GND	
VSS	AR13	GND	
VSS	AR7	GND	
VSS	AP55	GND	
VSS	AP51	GND	
VSS	AP10	GND	
VSS	AP7	GND	
VSS	AN54	GND	
VSS	AN50	GND	
VSS	AN47	GND	
VSS	AN43	GND	
VSS	AN40	GND	
VSS	AN36	GND	
VSS	AN33	GND	
VSS	AN28	GND	
VSS	AN25	GND	
VSS	AN21	GND	
VSS	AN1	GND	
VSS	AM58	GND	
VSS	AM48	GND	
VSS	AM45	GND	
VSS	AM42	GND	
VSS	AM38	GND	
VSS	AM34	GND	
VSS	AM30	GND	
VSS	AM26	GND	
VSS	AM22	GND	
VSS	AM20	GND	
VSS	AM13	GND	
VSS	AM4	GND	
VSS	AL61	GND	
VSS	AL47	GND	
VSS	AL43	GND	
VSS	AL40	GND	
VSS	AL36	GND	
VSS	AL33	GND	



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VSS AL28 GND VSS AL25 GND VSS AL21 GND VSS AL17 GND VSS AL13 GND VSS AL10 GND VSS AK52 GND VSS AK1 GND VSS AJ48 GND VSS AJ45 **GND** VSS AJ42 GND VSS AJ38 GND VSS AJ34 **GND** VSS AJ30 GND VSS AJ26 GND VSS AJ22 **GND** VSS AJ20 GND VSS AJ16 GND VSS AJ13 GND VSS AJ7 **GND** VSS AH58 GND VSS AH4 GND VSS AG61 GND VSS AG52 GND VSS AG47 GND VSS AG18 GND VSS AG14 **GND** VSS AG10 GND VSS AG7 GND VSS AF59 GND VSS AF58 GND VSS AF56 **GND** VSS AF55 GND

AF53

AF52

AF51

AF50

GND

GND

GND

GND

VSS

VSS

VSS

VSS

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	AF48	GND	
VSS	AF47	GND	
VSS	AF21	GND	
VSS	AF17	GND	
VSS	AF1	GND	
VSS	AE13	GND	
VSS	AE8	GND	
VSS	AD61	GND	
VSS	AD20	GND	
VSS	AD17	GND	
VSS	AD4	GND	
VSS	AC46	GND	
VSS	AC14	GND	
VSS	AC10	GND	
VSS	AC6	GND	
VSS	AB61	GND	
VSS	AB48	GND	
VSS	AB21	GND	
VSS	AB18	GND	
VSS	AB16	GND	
VSS	AA56	GND	
VSS	AA55	GND	
VSS	AA53	GND	
VSS	AA52	GND	
VSS	AA51	GND	
VSS	AA50	GND	
VSS	AA13	GND	
VSS	AA8	GND	
VSS	AA1	GND	
VSS	Y59	GND	
VSS	Y58	GND	
VSS	Y47	GND	
VSS	Y4	GND	
VSS	W46	GND	
VSS	W21	GND	
VSS	W18	GND	
VSS	W15	GND	
L	1	l .	1



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

	III Ivam	e (Continued)	,
Ball Name	Ball #	Buffer Type	Dir
VSS	W13	GND	
VSS	W8	GND	
VSS	V61	GND	
VSS	V20	GND	
VSS	U13	GND	
VSS	U8	GND	
VSS	T56	GND	
VSS	T55	GND	
VSS	T53	GND	
VSS	T52	GND	
VSS	T51	GND	
VSS	T50	GND	
VSS	T47	GND	
VSS	T1	GND	
VSS	R46	GND	
VSS	R20	GND	
VSS	R17	GND	
VSS	R4	GND	
VSS	P59	GND	
VSS	P58	GND	
VSS	P21	GND	
VSS	P18	GND	
VSS	P16	GND	
VSS	P14	GND	
VSS	P9	GND	
VSS	N61	GND	
VSS	N56	GND	
VSS	N52	GND	
VSS	N51	GND	
VSS	N48	GND	
VSS	N47	GND	
VSS	N43	GND	
VSS	N40	GND	
VSS	N36	GND	
VSS	N33	GND	
VSS	N28	GND	
VSS	N25	GND	

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	N21	GND	
VSS	N17	GND	
VSS	N1	GND	
VSS	M58	GND	
VSS	M15	GND	
VSS	M11	GND	
VSS	M6	GND	
VSS	M4	GND	
VSS	L61	GND	
VSS	L48	GND	
VSS	L43	GND	
VSS	L38	GND	
VSS	L34	GND	
VSS	L30	GND	
VSS	L26	GND	
VSS	L22	GND	
VSS	L20	GND	
VSS	L16	GND	
VSS	K51	GND	
VSS	K21	GND	
VSS	K11	GND	
VSS	K8	GND	
VSS	J55	GND	
VSS	J49	GND	
VSS	J1	GND	
VSS	H58	GND	
VSS	H53	GND	
VSS	H21	GND	
VSS	H17	GND	
VSS	H14	GND	
VSS	H10	GND	
VSS	H4	GND	
VSS	G61	GND	
VSS	G51	GND	
VSS	G48	GND	
VSS	G6	GND	
VSS	F55	GND	



Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name Ball # **Buffer Type** Dir VSS F40 GND VSS F35 GND VSS F29 GND VSS F19 GND VSS F15 GND VSS F13 GND VSS E40 GND VSS E35 GND VSS E29 GND VSS E25 GND VSS E3 GND VSS D58 GND VSS D54 **GND** VSS D50 GND VSS D46 GND VSS D43 GND VSS D40 GND VSS D35 GND VSS D29 GND VSS D26 **GND** VSS D22 GND VSS D18 GND VSS D14 GND VSS D10 GND VSS D6 GND VSS D4 GND VSS C40 **GND** VSS C35 GND VSS C29 GND VSS A53 GND VSS A49 GND VSS A45 **GND** VSS A40 GND VSS A37 GND VSS A33 **GND** VSS A28 GND VSS A25 GND

Table 8-3. BGA1023 Processor Ball List by Ball Name (Continued)

Ball Name	Ball #	Buffer Type	Dir
VSS	A21	GND	
VSS	A17	GND	
VSS	A13	GND	
VSS	A9	GND	
VSS_NCTF	BG57		
VSS_NCTF	BG5		
VSS_NCTF	BE58		
VSS_NCTF	BE4		
VSS_NCTF	BD59		
VSS_NCTF	BD3		
VSS_NCTF	BC61		
VSS_NCTF	E61		
VSS_NCTF	E1		
VSS_NCTF	D59		
VSS_NCTF	C58		
VSS_NCTF	C3		
VSS_NCTF	A57		
VSS_NCTF	A5		
VSS_SENSE	G43	Analog	0
VSS_SENSE_VDDQ	BA43	Analog	0
VSS_VAL_SENSE	K43	Analog	0
VSSAXG_SENSE	G45	Analog	0
VSSAXG_VAL_SENSE	K45	Analog	0
VSS_SENSE_VCCIO	AN17	Analog	0



8.2 Package Mechanical Information

Figure 8-6. Processor rPGA988B 2C/GT1 (G24406) Mechanical Package (Sheet 1 of 2)






Figure 8-7. Processor rPGA988B 2C/GT1 (G24406) Mechanical Package (Sheet 2 of 2)






Figure 8-8. Processor rPGA988B 2C/GT2 (G23867) Mechanical Package (Sheet 1 of 2)






Figure 8-9. Processor rPGA988B 2C/GT2 (G23867) Mechanical Package (Sheet 2 of 2)






Figure 8-10. Processor rPGA988B 4C/GT2 (E95127) Mechanical Package (Sheet 1 of 2)






Figure 8-11. Processor rPGA988B 4C/GT2 (E95127) Mechanical Package (Sheet 2 of 2)






Figure 8-12. Processor BGA1023 2C/GT1 (G24405) Mechanical Package






Figure 8-13. Processor BGA1023 2C/GT2 (G23866) Mechanical Package







Figure 8-14. Processor BGA1224 4C/GT2 (G26204) Mechanical Package



§ §



9 DDR Data Swizzling

To achieve better memory performance and timing, Intel Design performed DDR Data pin swizzling that allows a better use of the product across different platforms. Swizzling has no effect on functional operation and is invisible to the operating system/software.

However, during debug, swizzling needs to be taken into consideration. Therefore, this swizzling information is presented. When placing a DIMM logic analyzer, the design engineer must pay attention to the swizzling table to be able to debug memory efficiently.



Table 9-1. DDR Data Swizzling Table – Channel A

	ıa	DIE - C	nannei <i>i</i>	1
Pin Name	Pin Number rPGA	Pin Number BGA1023	Pin Number BGA1224	MC Pin Name
SA_DQ[0]	C5	AG6	AL6	DQ06
SA_DQ[1]	D5	AJ6	AL8	DQ05
SA_DQ[2]	D3	AP11	AP7	DQ01
SA_DQ[3]	D2	AL6	AM5	DQ00
SA_DQ[4]	D6	AJ10	AK7	DQ04
SA_DQ[5]	C6	AJ8	AL10	DQ07
SA_DQ[6]	C2	AL8	AN10	DQ02
SA_DQ[7]	C3	AL7	AM9	DQ03
SA_DQ[8]	F10	AR11	AR10	DQ15
SA_DQ[9]	F8	AP6	AR8	DQ13
SA_DQ[10]	G10	AU6	AV7	DQ08
SA_DQ[11]	G9	AV9	AY5	DQ09
SA_DQ[12]	F9	AR6	AT5	DQ14
SA_DQ[13]	F7	AP8	AR6	DQ12
SA_DQ[14]	G8	AT13	AW6	DQ10
SA_DQ[15]	G7	AU13	AT9	DQ11
SA_DQ[16]	K4	BC7	BA6	DQ21
SA_DQ[17]	K5	BB7	BA8	DQ19
SA_DQ[18]	K1	BA13	BG6	DQ16
SA_DQ[19]	J1	BB11	AY9	DQ18
SA_DQ[20]	J5	BA7	AW8	DQ23
SA_DQ[21]	J4	BA9	BB7	DQ22
SA_DQ[22]	J2	BB9	BC8	DQ20
SA_DQ[23]	K2	AY13	BE4	DQ17
SA_DQ[24]	M8	AV14	AW12	DQ28
SA_DQ[25]	N10	AR14	AV11	DQ30
SA_DQ[26]	N8	AY17	BB11	DQ24
SA_DQ[27]	N7	AR19	BA12	DQ25
SA_DQ[28]	M10	BA14	BE8	DQ31
SA_DQ[29]	M9	AU14	BA10	DQ29
SA_DQ[30]	N9	BB14	BD11	DQ27
SA_DQ[31]	M7	BB17	BE12	DQ26
SA_DQ[32]	AG6	BA45	BB49	DQ36
SA_DQ[33]	AG5	AR43	AY49	DQ39
SA_DQ[34]	AK6	AW48	BE52	DQ32
SA_DQ[35]	AK5	BC48	BD51	DQ33
SA_DQ[36]	AH5	BC45	BD49	DQ38
SA_DQ[37]	AH6	AR45	BE48	DQ35
SA_DQ[38]	AJ5	AT48	BA52	DQ37

Table 9-1. DDR Data Swizzling Table – Channel A

Pin Name	Pin Number rPGA	Pin Number BGA1023	Pin Number BGA1224	MC Pin Name
SA_DQ[39]	AJ6	AY48	AY51	DQ34
SA_DQ[40]	AJ8	BA49	BC54	DQ45
SA_DQ[41]	AK8	AV49	AY53	DQ44
SA_DQ[42]	AJ9	BB51	AW54	DQ43
SA_DQ[43]	AK9	AY53	AY55	DQ41
SA_DQ[44]	AH8	BB49	BD53	DQ46
SA_DQ[45]	AH9	AU49	BB53	DQ47
SA_DQ[46]	AL9	BA53	BE56	DQ40
SA_DQ[47]	AL8	BB55	BA56	DQ42
SA_DQ[48]	AP11	BA55	BD57	DQ52
SA_DQ[49]	AN11	AV56	BF61	DQ53
SA_DQ[50]	AL12	AP50	BA60	DQ50
SA_DQ[51]	AM12	AP53	BB61	DQ51
SA_DQ[52]	AM11	AV54	BE60	DQ54
SA_DQ[53]	AL11	AT54	BD63	DQ55
SA_DQ[54]	AP12	AP56	BB59	DQ48
SA_DQ[55]	AN12	AP52	BC58	DQ49
SA_DQ[56]	AJ14	AN57	AW58	DQ61
SA_DQ[57]	AH14	AN53	AY59	DQ63
SA_DQ[58]	AL15	AG56	AL60	DQ59
SA_DQ[59]	AK15	AG53	AP61	DQ58
SA_DQ[60]	AL14	AN55	AW60	DQ62
SA_DQ[61]	AK14	AN52	AY57	DQ60
SA_DQ[62]	AJ15	AG55	AN60	DQ57
SA_DQ[63]	AH15	AK56	AR60	DQ56



Table 9-2. DDR Data Swizzling Table for Package – Channel B

Charline B				
Pin Name	Pin Number rPGA	Ball Number BGA1023	Ball Number BGA1224	MC Pin Name
SB_DQ[0]	C9	AL4	AL4	DQ04
SB_DQ[1]	A7	AL1	AK3	DQ05
SB_DQ[2]	D10	AN3	AP3	DQ02
SB_DQ[3]	C8	AR4	AR2	DQ03
SB_DQ[4]	A9	AK4	AL2	DQ07
SB_DQ[5]	A8	AK3	AK1	DQ06
SB_DQ[6]	D9	AN4	AP1	DQ00
SB_DQ[7]	D8	AR1	AR4	DQ01
SB_DQ[8]	G4	AU4	AV3	DQ12
SB_DQ[9]	F4	AT2	AU4	DQ13
SB_DQ[10]	F1	AV4	BA4	DQ11
SB_DQ[11]	G1	BA4	BB1	DQ08
SB_DQ[12]	G5	AU3	AV1	DQ15
SB_DQ[13]	F5	AR3	AU2	DQ14
SB_DQ[14]	F2	AY2	BA2	DQ10
SB_DQ[15]	G2	BA3	BB3	DQ09
SB_DQ[16]	J7	BE9	BC2	DQ20
SB_DQ[17]	Ј8	BD9	BF7	DQ21
SB_DQ[18]	K10	BD13	BF11	DQ19
SB_DQ[19]	К9	BF12	BJ10	DQ16
SB_DQ[20]	J9	BF8	BC4	DQ22
SB_DQ[21]	J10	BD10	BH7	DQ23
SB_DQ[22]	K8	BD14	BH11	DQ18
SB_DQ[23]	K7	BE13	BG10	DQ17
SB_DQ[24]	M5	BF16	BJ14	DQ30
SB_DQ[25]	N4	BE17	BG14	DQ24
SB_DQ[26]	N2	BE18	BF17	DQ26
SB_DQ[27]	N1	BE21	BJ18	DQ27
SB_DQ[28]	M4	BE14	BF13	DQ31
SB_DQ[29]	N5	BG14	BH13	DQ25
SB_DQ[30]	M2	BG18	BH17	DQ28
SB_DQ[31]	M1	BF19	BG18	DQ29
SB_DQ[32]	AM5	BD50	BH49	DQ35
SB_DQ[33]	AM6	BF48	BF47	DQ32
SB_DQ[34]	AR3	BD53	BH53	DQ37
SB_DQ[35]	AP3	BF52	BG50	DQ36
SB_DQ[36]	AN3	BD49	BF49	DQ33
SB_DQ[37]	AN2	BE49	BH47	DQ34

Table 9-2. DDR Data Swizzling Table for Package – Channel B

Pin Name	Pin Number rPGA	Ball Number BGA1023	Ball Number BGA1224	MC Pin Name
SB_DQ[38]	AN1	BD54	BF53	DQ38
SB_DQ[39]	AP2	BE53	BJ50	DQ39
SB_DQ[40]	AP5	BF56	BF55	DQ43
SB_DQ[41]	AN9	BE57	BH55	DQ44
SB_DQ[42]	AT5	BC59	BJ58	DQ41
SB_DQ[43]	AT6	AY60	BH59	DQ40
SB_DQ[44]	AP6	BE54	BJ54	DQ47
SB_DQ[45]	AN8	BG54	BG54	DQ45
SB_DQ[46]	AR6	BA58	BG58	DQ42
SB_DQ[47]	AR5	AW59	BF59	DQ46
SB_DQ[48]	AR9	AW58	BA64	DQ52
SB_DQ[49]	AJ11	AU58	BC62	DQ54
SB_DQ[50]	AT8	AN61	AU62	DQ51
SB_DQ[51]	AT9	AN59	AW64	DQ55
SB_DQ[52]	AH11	AU59	BA62	DQ50
SB_DQ[53]	AR8	AU61	BC64	DQ53
SB_DQ[54]	AJ12	AN58	AU64	DQ49
SB_DQ[55]	AH12	AR58	AW62	DQ48
SB_DQ[56]	AT11	AK58	AR64	DQ63
SB_DQ[57]	AN14	AL58	AT65	DQ61
SB_DQ[58]	AR14	AG58	AL64	DQ58
SB_DQ[59]	AT14	AG59	AM65	DQ56
SB_DQ[60]	AT12	AM60	AR62	DQ62
SB_DQ[61]	AN15	AL59	AT63	DQ60
SB_DQ[62]	AR15	AF61	AL62	DQ57
SB_DQ[63]	AT15	AH60	AM63	DQ59

§§

