

# **MCP6411**

# **1 MHz Operational Amplifier with EMI Filtering**

#### Features:

- Low Quiescent Current: 47 µA (typical)
- Low Input Offset Voltage:
- ±1.0 mV (maximum)
- Enhanced EMI Protection:
- Electromagnetic Interference Rejection Ratio (EMIRR) at 1.8 GHz: 97 dB
- Supply Voltage Range: 1.7V to 5.5V
- Gain Bandwidth Product: 1 MHz (typical)
- Rail-to-Rail Input/Output
- Slew Rate: 0.5 V/µs (typical)
- · Unity Gain Stable
- No Phase Reversal
- Small Packages: SC70-5, SOT-23-5
- Extended Temperature Range:
  - -40°C to +125°C

#### Applications:

- Portable Medical Instruments
- Safety Monitoring
- Battery-Powered Systems
- Remote Sensing
- Supply Current Sensing
- Analog Active Filters

#### **Design Aids:**


- · SPICE Macro Models
- FilterLab<sup>®</sup> Software
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- Application Notes

#### **Description:**


The Microchip Technology Inc. MCP6411 operational amplifier operates with a single supply voltage as low as 1.7V, while drawing low quiescent current (55  $\mu$ A, maximum). This op amp also has low-input offset voltage (±1.0 mV, maximum) and rail-to-rail input and output operation. In addition, the MCP6411 is unity gain stable and has a gain bandwidth product of 1 MHz (typical). This combination of features supports battery-powered and portable applications. The MCP6411 has enhanced EMI protection to minimize any electromagnetic interference from external sources. This feature makes it well suited for EMI sensitive applications such as power lines, radio stations and mobile communications.

The MCP6411 is offered in small SC70-5 and SOT-23-5 packages. All devices are designed using an advanced CMOS process and fully specified in extended temperature range from -40°C to +125°C.

#### **Typical Application**



#### Package Types



# 1.0 ELECTRICAL CHARACTERISTICS

# 1.1 Absolute Maximum Ratings †

$V_{DD} - V_{SS}$	6.5V
Current at Analog Input Pins (V <sub>IN</sub> +, V <sub>IN</sub> -)	±2 mA
Analog Inputs (V <sub>IN</sub> +, V <sub>IN</sub> -) <b>††</b>	
All Other Inputs and Outputs	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Difference Input Voltage	V <sub>DD</sub> – V <sub>SS</sub>
Output Short-Circuit Current	Continuous
Current at Input Pins	±2 mA
Current at Output and Supply Pins	±30 mA
Storage Temperature	–65°C to +150°C
Maximum Junction Temperature (T <sub>J</sub> )	+150°C
ESD Protection on All Pins (HBM; MM)	≥ 4 kV; 400V

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**††** See Section 4.1.2 "Input Voltage Limits".

# 1.2 Specifications

#### TABLE 1-1:DC ELECTRICAL SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset						
Input Offset Voltage	V <sub>OS</sub>	-1.0	—	1.0	mV	$V_{DD} = 3.5V; V_{CM} = V_{DD}/4$
Input Offset Drift with Temperature	$\Delta V_{OS} / \Delta T_A$	_	±3.0	—	μV/°C	$T_A = -40^{\circ}C$ to +125°C, $V_{CM} = V_{SS}$
Power Supply Rejection Ratio	PSRR	75	90	—	dB	$V_{CM} = V_{DD}/4$
Input Bias Current and Impedan	се					
Input Bias Current	I <sub>B</sub>	_	±1	—	pА	
		_	20	—	pА	T <sub>A</sub> = +85°C
		—	800	—	pА	T <sub>A</sub> = +125°C
Input Offset Current	I <sub>OS</sub>		±1	—	pА	
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   12	—	Ω  pF	
Differential Input Impedance	Z <sub>DIFF</sub>		10 <sup>13</sup>   12	—	Ω∥pF	
Common Mode						
Common Mode Input Voltage Range	V <sub>CMR</sub>	V <sub>SS</sub> – 0.3	—	V <sub>DD</sub> + 0.3	V	
Common Mode Rejection Ratio	CMRR	75	90	—	dB	$V_{DD} = 5.5V$ $V_{CM} = -0.3V$ to 5.8V
		65	85	_	dB	V <sub>DD</sub> = 1.72V V <sub>CM</sub> = -0.3V to 2.02V

# TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

<b>Electrical Characteristics</b> : Unless otherwise indicated, $T_A$ = +25°C, $V_{DD}$ = +1.72V to +5.5V, $V_{SS}$ = GND, $V_{CM} = V_{DD}/3$ , $V_{OUT} = V_{DD}/2$ , $V_L = V_{DD}/2$ , $R_L$ = 25 k $\Omega$ to $V_L$ and $C_L$ = 30 pF (refer to Figure 1-1).									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Open-Loop Gain									
DC Open-Loop Gain (Large Signal)	A <sub>OL</sub>	95	115		dB	$0.2 < V_{OUT} < (V_{DD} - 0.2V)$ $V_{CM} = V_{DD}/4$ $V_{DD} = 5.5V$			
Output									
High-Level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 5.5	V <sub>DD</sub> – 2	—	mV	V <sub>DD</sub> = 1.72V			
		V <sub>DD</sub> – 7	V <sub>DD</sub> – 3	—	mV	V <sub>DD</sub> = 5.5V			
Low-Level Output Voltage	V <sub>OL</sub>		V <sub>SS</sub> + 2	V <sub>SS</sub> + 5.5	mV	V <sub>DD</sub> = 1.72V			
		—	V <sub>SS</sub> + 2.5	V <sub>SS</sub> + 6.5	mV	V <sub>DD</sub> = 5.5V			
Output Short-Circuit Current	I <sub>SC</sub>	—	±6	—	mA	V <sub>DD</sub> = 1.72V			
		_	±22	_	mA	V <sub>DD</sub> = 5.5V			
Power Supply									
Supply Voltage	V <sub>DD</sub>	1.72	_	5.5	V				
Quiescent Current	Ι <sub>Q</sub>	35	47	55	μA	$I_{O} = 0, V_{CM} = V_{DD}/4$			

## TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
AC Response						
Gain Bandwidth Product	GBWP	_	1	_	MHz	
Phase Margin	PM	_	68	_	0	G = +1 V/V
Slew Rate	SR	_	0.5	_	V/µs	
Noise			•			
Input Noise Voltage	E <sub>ni</sub>	—	10	_	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz
Input Noise Voltage Density	e <sub>ni</sub>	—	38	—	nV/√Hz	f = 1 kHz
		_	32	—	nV/√Hz	f = 10 kHz
Input Noise Current Density	i <sub>ni</sub>	_	0.6	_	fA/√Hz	f = 1 kHz
Electromagnetic Interference Rejection Ratio	EMIRR	—	79	_	dB	V <sub>IN</sub> = 100 mV <sub>PK</sub> , 400 MHz
		_	85			V <sub>IN</sub> = 100 mV <sub>PK</sub> , 900 MHz
		—	89	_		V <sub>IN</sub> = 100 mV <sub>PK</sub> , 1800 MHz
		_	94	_		V <sub>IN</sub> = 100 mV <sub>PK</sub> , 2400 MHz

#### TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $V_{DD}$ = +1.72V to +5.5V and $V_{SS}$ = GND.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1		
Storage Temperature Range	T <sub>A</sub>	-65		+150	°C			
Thermal Package Resistances	•							
Thermal Resistance, 5L-SC70	θ <sub>JA</sub>	_	331	_	°C/W			
Thermal Resistance, 5L-SOT-23	θ <sub>JA</sub>	_	221	_	°C/W			


Note 1: The internal junction temperature ( $T_J$ ) must not exceed the absolute maximum specification of +150°C.


#### 1.3 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set V<sub>CM</sub> and V<sub>OUT</sub> (see Equation 1-1). Note that V<sub>CM</sub> is not the circuit's Common mode voltage ((V<sub>P</sub> + V<sub>M</sub>)/2), and that V<sub>OST</sub> includes V<sub>OS</sub> plus the effects (on the input offset error, V<sub>OST</sub>) of the temperature, CMRR, PSRR and A<sub>OL</sub>.

#### **EQUATION 1-1:**

$G_{DM} = R_F / R_G$	
$V_{CM} = (V_P + V_{DD}/2)/2$	
$V_{OST} = V_{IN-} - V_{IN+}$	
$V_{OUT} = (V_{DD}/2) + (V_P - V_M) + V_{OST}(1 + C_{DD})$	$G_{DM}$ )
Where:	
G <sub>DM</sub> = Differential Mode Gain	(V/V)
V <sub>CM</sub> = Op Amp's Common Mode Input Voltage	(V)
V <sub>OST</sub> = Op Amp's Total Input Offset Voltage	(mV)






#### 2.0 TYPICAL PERFORMANCE CURVES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated,  $T_A$ = +25°C,  $V_{DD}$  = +1.72V to +5.5V,  $V_{SS}$ = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 25 \text{ k}\Omega$  to  $V_L$  and  $C_L = 30 \text{ pF}$ .





Input Offset Voltage.



600 Offset Voltage (µV) 400 T<sub>A</sub> = -40°C 200 . = +25°C 0 -200 Input ( T. = +85°C -400 T<sub>4</sub> = +125°C V<sub>DD</sub> = 1.72V Representative Part -600 0.9 1.2 1.5 -0.3 0.3 0.6 1.8 2.1 0 Common Mode Input Voltage (V)

FIGURE 2-3: Input Offset Voltage vs. Common Mode Input Voltage.




FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage.






FIGURE 2-5: Input Offset Voltage vs. Output Voltage.





**Note:** Unless otherwise indicated,  $T_A$ = +25°C,  $V_{DD}$  = +1.72V to +5.5V,  $V_{SS}$ = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 25 k $\Omega$  to  $V_L$  and  $C_L$  = 30 pF.




FIGURE 2-7: Input Noise Voltage Density vs. Common Mode Input Voltage.







FIGURE 2-8: Input Noise Voltage Density vs. Frequency.



Frequency.



*FIGURE 2-10:* CMRR, PSRR vs. Ambient Temperature.



**FIGURE 2-11:** Input Bias, Offset Current vs. Ambient Temperature.







FIGURE 2-12: Input Bias Current vs. Common Mode Input Voltage.

**Note:** Unless otherwise indicated, T<sub>A</sub>= +25°C, V<sub>DD</sub> = +1.72V to +5.5V, V<sub>SS</sub>= GND, V<sub>CM</sub> = V<sub>DD</sub>/3, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 25 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 30 pF.







**FIGURE 2-14:** Quiescent Current vs. Power Supply Voltage.




FIGURE 2-15: Quiescent Current vs. Common Mode Input Voltage.




FIGURE 2-16: Quiescent Current vs. Common Mode Input Voltage.





FIGURE 2-17: Open-Loop Gain, Phase vs. Frequency.



**FIGURE 2-18:** DC Open-Loop Gain vs. Ambient Temperature.

**Note:** Unless otherwise indicated,  $T_A$ = +25°C,  $V_{DD}$  = +1.72V to +5.5V,  $V_{SS}$ = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L$  =  $V_{DD}/2$ ,  $R_L$  = 25 k $\Omega$  to  $V_L$  and  $C_L$  = 30 pF.





FIGURE 2-19: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.



**FIGURE 2-20:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-21: Output Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-22: Output Voltage Swing vs. Frequency.






FIGURE 2-23: Output Voltage Headroom vs. Output Current.


Note: Unless otherwise indicated,  $T_A$ = +25°C,  $V_{DD}$  = +1.72V to +5.5V,  $V_{SS}$ = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 25 \text{ k}\Omega$  to  $V_L$  and  $C_L = 30 \text{ pF}$ .




**FIGURE 2-24:** Output Voltage Headroom vs. Output Current.




**FIGURE 2-25:** Output Voltage Headroom vs. Ambient Temperature.




**FIGURE 2-26:** Output Voltage Headroom vs. Ambient Temperature.



**FIGURE 2-27:** Slew Rate vs. Ambient Temperature.




**FIGURE 2-28:** Small Signal Noninverting Pulse Response.



Response.

Note: Unless otherwise indicated,  $T_A$ = +25°C,  $V_{DD}$  = +1.72V to +5.5V,  $V_{SS}$ = GND,  $V_{CM}$  =  $V_{DD}/3$ ,  $V_{OUT}$  =  $V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 25 \text{ k}\Omega$  to  $V_L$  and  $C_L = 30 \text{ pF}$ .



**FIGURE 2-30:** Large Signal Noninverting Pulse Response.




FIGURE 2-31: Large Signal Inverting Pulse Response.







FIGURE 2-32: The MCP6411 Device Shows No Phase Reversal.



**FIGURE 2-33:** Closed Loop Output Impedance vs. Frequency.



**FIGURE 2-34:** Measured Input Current vs. Input Voltage (below  $V_{SS}$ ).



EMIRR vs. Frequency. **FIGURE 2-35:** 

DS20005791A-page 12

**Note:** Unless otherwise indicated, T<sub>A</sub>= +25°C, V<sub>DD</sub> = +1.72V to +5.5V, V<sub>SS</sub>= GND, V<sub>CM</sub> = V<sub>DD</sub>/3, V<sub>OUT</sub> = V<sub>DD</sub>/2, V<sub>L</sub> = V<sub>DD</sub>/2, R<sub>L</sub> = 25 k $\Omega$  to V<sub>L</sub> and C<sub>L</sub> = 30 pF.




FIGURE 2-36: EMIRR vs. RF Input Peak-to-Peak Voltage.

# 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

<b>TABLE 3-1:</b>	PIN FUNCTION TABLE
-------------------	--------------------

MCP6411		
SC70-5,	Symbol	Description
SOT-23-5		
1	V <sub>OUT</sub>	Analog Output
2	V <sub>SS</sub>	Negative Power Supply
3	V <sub>IN</sub> +	Noninverting Input
4	V <sub>IN</sub> -	Inverting Input
5	V <sub>DD</sub>	Positive Power Supply

#### 3.1 Analog Outputs

The output pin is a low-impedance voltage source.

#### 3.2 Analog Inputs

The noninverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

## 3.3 Power Supply Pins (V<sub>SS</sub>, V<sub>DD</sub>)

The positive power supply (V<sub>DD</sub>) is 1.72V to 5.5V higher than the negative power supply (V<sub>SS</sub>). For normal operation, the other pins are at voltages between V<sub>SS</sub> and V<sub>DD</sub>.

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

# 4.0 APPLICATION INFORMATION

The MCP6411 op amp is manufactured using Microchip's state-of-the-art CMOS process. This op amp is unity gain stable and suitable for a wide range of general-purpose applications.

#### 4.1 Rail-to-Rail Input


#### 4.1.1 PHASE REVERSAL

The MCP6411 op amp is designed to prevent phase reversal, when the input pins exceed the supply voltages. Figure 2-32 shows the input voltage exceeding the supply voltage with no phase reversal.

#### 4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

The Electrostatic Discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many, but not all, overvoltage conditions, and to minimize the input bias current ( $I_B$ ).



Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go well above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond  $V_{DD}$ ) events. Very fast ESD events that meet the spec are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-2 shows one approach to protecting these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ); see Figure 2-34.

#### 4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the currents into the input pins (see Section 1.1, Absolute Maximum Ratings †).

Figure 4-3 shows one approach to protecting these inputs. The resistors  $R_1$  and  $R_2$  limit the possible currents in or out of the input pins (and the ESD diodes,  $D_1$  and  $D_2$ ). The diode currents will go through either  $V_{DD}$  or  $V_{SS}$ .




FIGURE 4-3: Protecting the Analog Inputs.

#### 4.1.4 NORMAL OPERATION

The input stage of the MCP6411 op amp uses two differential input stages in parallel. One operates at a low common mode input voltage (V<sub>CM</sub>), while the other operates at a high V<sub>CM</sub>. With this topology, the device operates with a V<sub>CM</sub> up to 300 mV above V<sub>DD</sub> and 300 mV below V<sub>SS</sub>. The input offset voltage is measured at V<sub>CM</sub> = V<sub>SS</sub> - 0.3V and V<sub>DD</sub> + 0.3V to ensure proper operation.

The transition between the input stages occurs when  $V_{CM}$  is near  $V_{DD}$  – 0.6V (see Figures 2-3 and 2-4). For the best distortion performance and gain linearity, with noninverting gains, avoid this region of operation.


## 4.2 Rail-to-Rail Output

The output voltage range of the MCP6411 op amp is 0.0025V (typical) and 5.497V (typical) when  $R_L = 25 \text{ k}\Omega$  is connected to  $V_{DD}/2$  and  $V_{DD} = 5.5V$ . Refer to Figures 2-24 and 2-26 for more information.

## 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases, and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1 V/V) is the most sensitive to the capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with the MCP6411 op amp (e.g., > 60 pF when G = +1 V/V), a small series resistor at the output ( $R_{ISO}$  in Figure 4-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitance load.



**FIGURE 4-4:** Output Resistor, R<sub>ISO</sub> Stabilizes Large Capacitive Loads.

Figure 4-5 gives the recommended  $R_{ISO}$  values for the different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For noninverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



**FIGURE 4-5:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify  $R_{ISO}$ 's value until the response is reasonable.


# 4.4 Supply Bypass

The MCP6411 op amp's power supply pin (V<sub>DD</sub> for single-supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high frequency performance. It can use a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

# 4.5 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6411's bias current at +25°C (±1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-6.



**FIGURE 4-6:** Example Guard Ring Layout for Inverting Gain.

- 1. Noninverting Gain and Unity-Gain Buffer:
  - a) Connect the noninverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b) Connect the guard ring to the inverting input pin (V<sub>IN</sub>–). This biases the guard ring to the Common mode input voltage.
- 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
  - a) Connect the guard ring to the noninverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g., V<sub>DD</sub>/2 or ground).
  - b) Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.

## 4.6 Electromagnetic Interference Rejection Ratio (EMIRR) Definitions

The electromagnetic interference (EMI) is the disturbance that affects an electrical circuit due to either electromagnetic induction or electromagnetic radiation emitted from an external source.

The parameter which describes the EMI robustness of an op amp is the Electromagnetic Interference Rejection Ratio (EMIRR). It quantitatively describes the effect that an RF interfering signal has on op amp performance. Internal passive filters make EMIRR better compared with older parts. This means that, with good PCB layout techniques, your EMC performance should be better.

EMIRR is defined as:

#### **EQUATION 4-1:**

$$EMIRR(dB) = 20 \bullet log\left(\frac{V_{RF}}{\Delta V_{OS}}\right)$$

Where:


# 4.7 Application Circuits

## 4.7.1 CARBON MONOXIDE GAS SENSOR

A carbon monoxide (CO) gas detector is a device that detects the presence of carbon monoxide gas. Usually this is battery-powered and transmits audible and visible warnings.

The sensor responds to CO gas by reducing its resistance proportionaly to the amount of CO present in the air exposed to the internal element. On the sensor module, this variable is part of a voltage divider formed by the internal element and potentiometer  $R_1$ . The output of this voltage divider is fed into the noninverting inputs of the MCP6411 op amp. The device is configured as a buffer with unity gain and is used to provide a nonloaded test point for sensor sensitivity.

Because this sensor can be corrupted by parasitic electromagnetic signals, the MCP6411 op amp can be used for conditioning this sensor. In Figure 4-7, the variable resistor is used to calibrate the sensor in different environments.





CO Gas Sensor Circuit.

#### 4.7.2 PRESSURE SENSOR AMPLIFIER

The MCP6411 is well-suited for conditioning sensor signals in battery-powered applications. Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples.

Figure 4-8 shows a strain gauge amplifier, using the MCP6411 Enhanced EMI protection device. The difference amplifier with EMI robustness op amp is used to amplify the signal from the Wheatstone bridge. The two op amps, configured as buffers and connected at outputs of pressure sensors, prevents resistive loading of the bridge by resistor R1 and R2. Resistors  $R_1,R_2$  and  $R_3,R_5$  need to be chosen with very low tolerance to match the CMRR.





FIGURE 4-8:

Pressure Sensor Amplifier.

## 4.7.3 BATTERY CURRENT SENSING

The MCP6411 op amp's Common Mode Input Range, which goes 0.3V beyond both supply rails, supports its use in high-side and low-side battery current sensing applications. The low quiescent current helps prolong battery life, and the rail-to-rail output supports detection of low currents.

Figure 4-9 shows a high-side battery current sensor circuit. The 10 $\Omega$  resistor is sized to minimize power losses. The battery current (I<sub>DD</sub>) through the 10 $\Omega$  resistor causes its top terminal to be more negative than the bottom terminal. This keeps the Common mode input voltage of the op amp below V<sub>DD</sub>, which is within its allowed range. The output of the op amp will also be below V<sub>DD</sub>, within its Maximum Output Voltage Swing specification.





# 5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6411 op amp.

# 5.1 FilterLab<sup>®</sup> Software

Microchip's FilterLab software is an innovative software tool that simplifies analog active filter design using op amps. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate the actual filter performance.

# 5.2 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify the Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/ maps, MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

## 5.3 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchipdirect.com.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2

## 5.4 Application Notes

The following Microchip Analog Design Note and Application Notes are available on the Microchip web site at www.microchip.com/appnotes, and are recommended as supplemental reference resources.


- ADN003 "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722 "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723 "Operational Amplifier AC Specifications and Applications", DS00723
- AN884 "Driving Capacitive Loads With Op Amps", DS00884
- AN990 "Analog Sensor Conditioning Circuits – An Overview", DS00990
- AN1177 "Op Amp Precision Design: DC Errors", DS01177
- AN1228 "Op Amp Precision Design: Random Noise", DS01228
- AN1297 "Microchip's Op Amp SPICE Macro Models", DS01297
- AN1332: "Current Sensing Circuit Concepts and Fundamentals" DS01332
- AN1494: "Using MCP6491 Op Amps for Photodetection Applications" DS01494

These application notes and others are listed in the design guide:


• "Signal Chain Design Guide", DS21825

# 6.0 PACKAGING INFORMATION


# 6.1 Package Marking Information














Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	will be ca	ent the full Microchip part number cannot be marked on one line, it irried over to the next line, thus limiting the number of available s for customer-specific information.


# 5-Lead Plastic Small Outine Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLIMETERS		
C	imension Limits	MIN	NOM	MAX	
Number of Pins	N	5			
Pitch	е		0.65 BSC		
Overall Height	А	0.80		1.10	
Molded Package Thickness	A2	0.80		1.00	
Standoff	A1	0.00		0.10	
Overall Width	E	1.80	2.10	2.40	
Molded Package Width	E1	1.15	1.25	1.35	
Overall Length	D	1.80	2.00	2.25	
Foot Length	L	0.10	0.20	0.46	
Lead Thickness	С	0.08		0.26	
Lead Width	b	0.15		0.40	

#### Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.


2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04 061B

# 5-Lead Plastic Small Outine Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		3	
Dimensi	Dimension Limits		NOM	MAX
Contact Pitch	E	E 0.65 BSC		
Contact Pad Spacing	С		2.20	
Contact Pad Width	Х			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061A

# 5-Lead Plastic Small Outline Transistor (OT) [SOT23]








SIDE VIEW

Microchip Technology Drawing C04-028D [OT] Sheet 1 of 2

# 5-Lead Plastic Small Outline Transistor (OT) [SOT23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension I	Dimension Limits			MAX	
Number of Pins	Ν		6		
Pitch	е		0.95 BSC		
Outside lead pitch	e1		1.90 BSC		
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	-	1.30	
Standoff	A1	-	-	0.15	
Overall Width	E	2.80 BSC			
Molded Package Width	E1	1.60 BSC			
Overall Length	D		2.90 BSC		
Foot Length	L	0.30	-	0.60	
Footprint	L1	0.60 REF			
Foot Angle	φ	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.


2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091D [OT] Sheet 2 of 2

# 5-Lead Plastic Small Outline Transistor (OT) [SOT23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A [OT]

# APPENDIX A: REVISION HISTORY

# Revision A (June 2017)

• Original Release of this Document.

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> -X /XX │ │ │ Tape and Reel Temperature Package Option Range	Examples: a) MCP6411T-E/LTY: Tape and Reel, Extended Temperature, 5LD SC-70 package b) MCP6411T-E/OT: Tape and Reel,	
Device:	MCP6411T: Single Op Amp (Tape and Reel) (SC70, SOT-23)	Extended Temperature, 5LD SOT-23 package	
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$		
Package:	LTY* = Plastic Package (SC70), 5-lead OT = Plastic Small Outline Transistor (SOT-23), 5-lead * Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package.	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.	

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoa, KEELoa logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1837-5



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

**Germany - Garching** Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820