High Performance Electrical Double-Layer Capacitors

DMF & DMT Series

www.murataamericas.com/edlc
To meet consumer demand for mobile devices with greater efficiency and functionality, Murata began focusing its R&D efforts on Electrical Double-Layer Capacitors (EDLC) in 2008, at which time we made a strategic decision to license leading-edge supercapacitor technology from CAP-XX Limited (CAP-XX), an Australia-based firm. Working from this collaborative basis, Murata has enhanced the design and manufacture of these high power (low ESR) EDLCs in a compact, slim package, and we continue our research efforts to develop even better and higher performing products.

Electrical Double-Layer Capacitors (EDLCs), often referred to as supercapacitors, are energy storage devices with high power density characteristics that are up to 1,000 times greater than what is typically found in conventional capacitor technology. Murata’s Electrical Double Layer Capacitor combines these advanced characteristics in a small and slim module. Optimization of electrochemical systems, including the electrode structure, enables flexible charging and discharging from high to low output over a range of temperatures. By supporting momentary peak load, the components also level battery load and can drive high-output functions that are difficult for batteries alone.

Contents

1. The Structure and Principles of Electrical Double-Layer Capacitors
   1-1. Principles of Electrical Double-Layer Capacitors (EDLC)
   1-2. Structure of EDLC
   1-3. Equivalent Circuit of EDLC
   1-4. Features of Murata’s EDLC

2. Electrical Characteristics of EDLC – How To Select EDLC
   2-1. Capacitance and ESR of EDLC
   2-2. Internal Charging Current and Leakage Current of EDLC
      2-2-1. Charge Current
      2-2-2. Charge Characteristics
      2-2-3. Calculation of Discharging Time
   2-3. Factors to Consider in Selecting Optimum Specifications
      2-3-1. Energy Loss by ESR (Internal Resistance)
      2-3-2. Effect of Temperature
      2-3-3. Degradation of Capacitance and ESR Caused by Temperature and Voltage Change

3. Cautions For Use
   3-1. Voltage
   3-2. Self Heating
   3-3. Mounting Conditions
   3-4. Storage Conditions

4. Product Lineup Detail
   4-1. Product Lineup
   4-2. Part Number Description
   4-3. Dimensions (mm)
   4-3. Land Pattern Design
   4-4. Marking
1. The Structure and Principles of Electrical Double-Layer Capacitors

1-1. Principles of Electrical Double-Layer Capacitors

Unlike a ceramic capacitor or aluminum electrolytic capacitor, the Electrical Double-Layer Capacitor (EDLC) contains no conventional dielectric. Instead, an electrolyte (solid or liquid) is filled between two electrodes (see figure 1). In EDLC, an electrical condition called “electrical double layer,” which is formed between the electrodes and electrolyte, works as the dielectric.

Capacitance is proportional to the surface area of the electrical double layer. Therefore, using activated carbon, which has large surface area for electrodes, enables EDLC to have high capacitance.

The mechanism of ion absorption and desorption to the electrical double layer contributes to the charge and discharge of EDLC.

By applying voltage to the facing electrodes, ions are drawn to the surface of the electrical double layer and electricity is charged. Conversely, they move away when discharging electricity. This is how EDLC charge and discharge (see figure 2).

1-2. Structure of EDLC

EDLC consists of electrodes, electrolyte (and electrolyte salt), and the separator, which prevents facing electrodes from contacting each other. Activated carbon powder is applied to the electricity collector of the electrodes. The electrical double layer is formed on the surface where each powder connects with an electrolyte (see figure 3).

Considering this structure as a simple equivalent circuit, EDLC is shown by anode and cathode capacitors (C1, C2), separator, resistance between electrode (Rs) consisting of electrolyte, (Re) and isolation resistance (see figure 4).
1-3. Equivalent Circuit of EDLC

Activated carbon electrodes consist of various amounts of powder with holes on their respective surfaces. The electrical double layer is formed on the surface where each powder contacts with the electrolyte (see figure 5).

Therefore, equivalent circuit electrode resistance ($R_e$) and resistance caused by ion moving ($R_s$) are shown by a complicated equivalent circuit where various resistances are connected in series to capacitors (see figure 6).

![Figure 5. Electrode](image)

![Figure 6. Detailed Equivalent Circuit](image)

- **C**: Capacitor
- **$R_e$**: Electrode resistance
  *Activated carbon resistance, collector resistance, contact resistance, etc.
- **$R_s$**: Interelectrode resistance
  *Resistance of separator, electrolyte and so on
- **$R_i$**: Insulation resistance

1-4. Features of Murata’s EDLC

Murata’s EDLC achieves low ESR and high capacitance in a small package.

- *High discharge efficiency because of low ESR*
- *High voltage*
- *Small and slim package*
- *Low ESR even at low temperature*
- *Long cycle life – exceeding 100k cycles*
2. Electrical Characteristics of EDLC – How to Select EDLC

2-1. Capacitance and ESR of EDLC

Because EDLC has high capacitance, it can be used as an energy supply device for backup or peak power. Unlike a battery, the electric potential of EDLC becomes low by discharging electricity. Therefore, energy stored in EDLC is shown by half of \( Q(\text{electricity}) \times V(\text{voltage}) \). However, EDLC consists of complicated equivalent circuit as shown in figure 6. As such, actual measured capacitance value varies depending on charge or discharge condition.

Murata’s EDLC is a suitable product for using with relatively large current or high power, so we measure nominal capacitance at 100mA.

Calculation of Capacitance (Discharge Method)

Temperature: 25°C±5°C
Discharge EDLC after charging by max voltage for 30 minutes according to the profile and circuit (see figure 7).
Charge/discharge current: 100mA
V80%: 80% of Max voltage
V40%: 40% of Max voltage
t1: time to V80%
t2: time to V40%
Discharge current: \( I_d \) (constant)

Capacitance is calculated by the following formula (1):

\[
\text{Nominal capacitance} = \frac{I_d 	imes (t_2 - t_1)}{V_{80\%} - V_{40\%}}
\]

*Reference: V80%-V40% based on capacitance at 100mA discharge

<table>
<thead>
<tr>
<th>Charge/discharge current</th>
<th>1A</th>
<th>100mA</th>
<th>10mA</th>
<th>1mA</th>
<th>0.1mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitance (Consider capacitance at 100mA discharge as 100%)</td>
<td>95%</td>
<td>100%</td>
<td>103%</td>
<td>107%</td>
<td>116%</td>
</tr>
</tbody>
</table>

† Nominal capacitance

Calculation of ESR (AC Method)

ESR is measured by AC method.

It is calculated with the following formula (2) by measuring voltage of both sides of the capacitor (\( V_C \)) applying 10mA:

Temperature: 25°C±5°C
Frequency: 1 kHz
AC current (\( I_C \)) : 10mA
Capacitor voltage: \( V_C \)

\[
\text{ESR} = \frac{V_{\text{rms}}}{I_{\text{rms}}}
\]

\( A \) : AC current meter
\( V \) : AC voltage meter
\( C \) : Oscillator
\( C \) : Capacitor

Figure 7
2-2. Internal Charging Current and Leakage Current of EDLC

2-2-1. Charge Current

As shown in figure 6, EDLC is an assembly of several capacitors which have various R values. When EDLC’s CR value is small, it can be charged in a short time. On the other hand, when CR value is large, it needs a long charging time. Therefore, the sum of In is considered as leakage current (LC). The current value that flows through RLC (the actual leakage current component) is too small to be measured.

\[ I_n = \frac{V}{R_n} \exp \left( -\frac{t}{C R_n} \right) \]

2-2-2. Charge Characteristics

**Constant Voltage Charge (Constant Resistance Charge)**

When charging EDLC at a low current, it takes a longer time than the charging time calculated according to the nominal capacitance. On the contrary, when discharging at low current, it may provide a longer discharging time than calculated discharging time.

\[ V = V_c \left( 1 - \exp \left( -\frac{t}{C R} \right) \right) \]

*Formula 4*

- Charge voltage: \( V_c \)
- Nominal capacitance: \( C \)
- Charge resistance: \( R \)
2-2-3. Calculation of Discharging Time

Unlike a secondary battery, the voltage of EDLC drops according to discharge current. The voltage also drops proportionately because of the internal resistance (ESR) of the capacitor. These voltage drops affect output, especially when EDLC is used with high discharge current and a decrease in voltage. Therefore, it is necessary to calculate the needed characteristics (capacitance, ESR, series or parallel numbers of capacitors) considering the voltage drop. Calculation formulas are shown below.

**Discharging at Constant Current**

\[
\begin{align*}
V_t &= \frac{V_c}{1 + \frac{I t}{C}} \\
\text{where} & \\
I &= \text{Load Current (constant)} \\
t &= \text{Discharging time} \\
V_c &= \text{Charge voltage} \\
V_t &= \text{Capacitor voltage} \\
C &= \text{Capacitance}
\end{align*}
\]

**Formula 5**

\[ t = \frac{C}{I} (V_c - V_t) \]

**Discharging at Constant Power**

\[
\begin{align*}
P &= \frac{(C V_c^2 - C V_t^2)}{2t} \\
\text{where} & \\
P &= \text{Power (constant)} \\
t &= \text{Discharging time} \\
V_c &= \text{Charge voltage} \\
V_t &= \text{Capacitor voltage} \\
C &= \text{Capacitance}
\end{align*}
\]

**Formula 6**

\[ t = \frac{1}{2P} (CV_c^2 - CV_t^2) \]

**Discharging at Constant Resistance**

\[
\begin{align*}
V_t &= \frac{V_c}{1 + \frac{R t}{C}} \\
\text{where} & \\
R &= \text{Resistance (constant)} \\
t &= \text{Discharging time} \\
V_c &= \text{Charge voltage} \\
V_t &= \text{Capacitor voltage} \\
C &= \text{Capacitance}
\end{align*}
\]

**Formula 7**

\[ t = -C x R x \ln \left( \frac{V_t}{V_c} \right) \]
2-3. Factors to Consider in Selecting Optimum Specifications

- Energy Loss by Internal Resistance (ESR)
- Effect of Temperature
- Degradation of capacitance and ESR caused by temperature and voltage change

2-3-1. Energy Loss by ESR (Internal Resistance)

When discharging EDLC at high current, high power, or low ESR, it is necessary to consider energy loss caused by capacitor resistance.

\[ t = \frac{C}{P} \cdot \left( Vc - Vt - I \times ESR \right) \]

**Formula 8**

- Discharging time: \( t \)
- Load Current: \( I \)
- Charge voltage: \( Vc \)
- Capacitor voltage: \( Vt \)
- Capacitance: \( C \)

\[ t = \frac{1}{2P} \left( CVc^2 - CVt^2 \right) - ESR \int_0^t I(t)^2 \cdot dt \]

**Formula 9**

- Discharging time: \( t \)
- Power: \( P \)
- Charge voltage: \( Vc \)
- Capacitor voltage: \( Vt \)
- Capacitance: \( C \)

Because Murata's EDLC has low ESR, energy loss caused by high current or high power is small and discharge efficiency is high. However, when output power or current becomes larger, discharge efficiency becomes low and in some cases EDLC cannot provide enough discharging time. When discharging time is not enough, please use several EDLC in series or in parallel.
High Performance Electrical Double-Layer Capacitors

Discharge Efficiency from 5.5V to 2.0V

Discharge efficiency (constant current discharge)

<table>
<thead>
<tr>
<th></th>
<th>1A</th>
<th>2A</th>
<th>4A</th>
<th>8A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Charge (C) Q</td>
<td>1.21</td>
<td>1.16</td>
<td>1.08</td>
<td>0.93</td>
</tr>
<tr>
<td>Discharge efficiency (%) Q/Q0</td>
<td>99</td>
<td>95</td>
<td>88</td>
<td>76</td>
</tr>
</tbody>
</table>

Standard charge (Q0) calculation using nominal capacitance

\[ Q_0 = C(V_c - V_t) = 0.35 \times (5.5 - 2.0) = 1.23 \text{(C)} \]

\[ Q = I(t_{5.5v} - t_{2.0v}) \]

\[ E = \frac{1}{2} \times W(t_{5.5v}^2 - t_{2.0v}^2) \]

Discharge efficiency (constant power discharge)

<table>
<thead>
<tr>
<th></th>
<th>1W</th>
<th>5W</th>
<th>10W</th>
<th>20W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Discharge Energy (J) E</td>
<td>4.58</td>
<td>4.22</td>
<td>3.82</td>
<td>3.11</td>
</tr>
<tr>
<td>Discharge efficiency (E/E0)</td>
<td>100</td>
<td>92</td>
<td>83</td>
<td>68</td>
</tr>
</tbody>
</table>

Standard charge energy (E0) calculation using nominal capacitance

\[ E_0 = \frac{1}{2} \times C(V_c^2 - V_t^2) = 0.5 \times 0.35 \times (5.5^2 - 2.0^2) = 4.59 \text{(J)} \]

2-3-2. Effect of Temperature

ESR of EDLC depends on temperature. When temperature becomes low, ESR becomes high. Therefore, when using EDLC at low temperature, discharge efficiency becomes low. Although Murata's EDLC is designed to provide stable output throughout a wide range of temperatures, consider energy loss by ESR increase if needed.

Discharge efficiency data (DMF series, rated voltage 5.5V, nominal capacitance 350mF, ESR60mΩ)

Charge condition: 5.5V 30min

Discharge efficiency from 5.5V to 2.0V is shown below in two patterns: Constant current discharge profile and constant power discharge profile.

Discharge efficiency at low temperature is lower than at room temperature.
2-3-3. Degradation of Capacitance and ESR Caused by Temperature and Voltage Change

Generally speaking, when temperature drops 10 degrees, the life time of EDLC is doubled. EDLC has two degradation patterns. One is degradation of the electrochemical system (such as electrode or electrolyte caused by applying voltage) and the other is drying up by the evaporation of the electrolyte. In both cases, ESR increases and capacitance decreases. The final failure is open mode by increasing internal resistance. In order to use EDLC reliably over the long term, close attention must be paid to the operating temperature condition.

How much the voltage accelerates degradation is still not fully understood. It depends on voltage condition and environment of usage. For details, please contact your local Murata representative.
Example (DMF Series):
Degradation of Capacitance and ESR
Load: DC4.2V@70°C

For example, according to the above graph, the capacitance drops to 15% at 1000hrs. The time the capacitance drops to 15% under the condition of 4.2V, 40°C is calculated by the following formula: $1,000 \text{ hrs} \times 2^{(70-40)/10} = 8,000 \text{ hrs}$. 
If you would like to provide the information requested for the conditions below, Murata can make more detailed proposals based on customer-specific applications.

### Discharge Condition of Capacitor

#### Required charge(C) or Energy(J)

- **Energy(J) = Power(W) x Discharging time t(sec)**
- **Charge(C) = Current(A) x Discharging time t(sec)**

<table>
<thead>
<tr>
<th>Condition</th>
<th>Example of Customer Condition</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>Charge condition</td>
<td>Charge voltage for capacitor Charge voltage Vmax</td>
<td>2.5V To confirm required number of cells in series and consider discharge time.</td>
</tr>
<tr>
<td>Charge current (in case of constant current charge)</td>
<td>500mA</td>
<td></td>
</tr>
<tr>
<td>Discharge condition</td>
<td>Charge(Q) or Energy(J)</td>
<td>150mJ or 300mC To confirm required current.</td>
</tr>
<tr>
<td></td>
<td>Power x time(W x sec) or</td>
<td>1.5W×100msec or 3A×100msec To confirm required current.</td>
</tr>
<tr>
<td></td>
<td>Current x time(A x sec)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Numbers of discharge on a</td>
<td>Numbers of discharge on a single charge (5 times)</td>
</tr>
<tr>
<td></td>
<td>single charge</td>
<td></td>
</tr>
<tr>
<td>Accepted lower limit of voltage</td>
<td>1.3(V)</td>
<td>To calculate the discharging time.</td>
</tr>
<tr>
<td>Vmin</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum operation temperature</td>
<td>-20°C</td>
<td>At low temperature, discharge effectiveness decreases because of ESR increase.</td>
</tr>
<tr>
<td>Discharge profile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Usage environment</td>
<td>Actual usage temperature</td>
<td>Under 40°C (typ) 30,000hrs 70°C (Max) Under 500hrs To confirm capacitance decrease and ESR increase throughout the product life.</td>
</tr>
<tr>
<td></td>
<td>profile</td>
<td></td>
</tr>
<tr>
<td>Others</td>
<td>Loss on the circuit</td>
<td>Effectiveness (%) or Resistance (Ω) To confirm required capacitance.</td>
</tr>
</tbody>
</table>
3. Cautions for Use

3-1. Voltage
- Resistance Voltage of EDLC
By using an organic electrolyte, Murata's EDLC provides high voltage. However, applying a higher voltage than rated voltage on EDLC may cause degradation. Please ensure not to apply excessive voltage on EDLC.

When using several EDLCs in series, voltage may become unbalanced and excessive voltage may be applied. Therefore, consider applying enough voltage margin and balance control.

- Series/Parallel Use
Use several capacitors in series according to required voltage. When discharging time needs to be increased, use several capacitors in parallel.

- Voltage Balance
When using capacitors in series, use balance resistance in parallel to the capacitor or use an active balance circuit. For more details, see Murata's spec sheet.

If there are temperature gaps between capacitors, voltage will lose balance. Ensure that there is no temperature gap between capacitors.

- Polarity
Verify the orientation of EDLC before use in accordance with the markings of polarity on the products. In principle, EDLC has no polarity. However, EDLC cannot be used under AC. Using EDLC under AC condition may cause degradation and leakage.

3-2. Self Heating
Please use EDLC under ensured temperature considering self heating of a capacitor. Please see our specification sheet for further details.

3-3. Mounting Conditions
Murata's EDLC product is non-reflowable due to the internal chemical system. For mounting, use a soldering iron or special connector. See our spec sheet for recommended soldering.

3-4. Storage Conditions
Please avoid storage at high temperature or high humidity. Please see our catalog or specification sheet for further details.
4. Product Lineup Detail

4-1. Product Lineup

<table>
<thead>
<tr>
<th>Series</th>
<th>Murata Part Number</th>
<th>Rated Voltage (V)</th>
<th>Capacitance (mF)</th>
<th>ESR@1kHz (mΩ)</th>
<th>LxW (mm)</th>
<th>Thickness (mm)</th>
<th>Operating Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMT Series (High reliability type)</td>
<td>DMT334R2S474M3DTA0</td>
<td>4.2</td>
<td>470</td>
<td>130</td>
<td>14 x 21</td>
<td>3.5</td>
<td>Min: -30°C Max: +85°C 70° 5 years</td>
</tr>
<tr>
<td>DMF Series (High peak power type)</td>
<td>DMF3Z5R5H474M3DTA0</td>
<td>4.2 (constant)</td>
<td>5.5 (max peak)</td>
<td>45</td>
<td></td>
<td>3.2</td>
<td>Min: -30°C Max: +70°C</td>
</tr>
</tbody>
</table>

4-2. Part Number Description

<table>
<thead>
<tr>
<th>DMF</th>
<th>3R</th>
<th>5R5</th>
<th>L</th>
<th>334</th>
<th>M</th>
<th>3D</th>
<th>T</th>
<th>A0</th>
</tr>
</thead>
</table>

1. Series
- DMT: High Reliability Type
- DMF: High Peak Power Type

2. External Dimension (LxWxT) (mm)

<table>
<thead>
<tr>
<th>Code</th>
<th>L</th>
<th>W</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td>33</td>
<td>21.0±0.5</td>
<td>14.0±0.5</td>
<td>3.5±0.2</td>
</tr>
<tr>
<td>3Z</td>
<td>21.0±0.5</td>
<td>14.0±0.5</td>
<td>3.2±0.2</td>
</tr>
</tbody>
</table>

3. Rated Voltage (DC)
Expressed by three-digit alphanumerics

<table>
<thead>
<tr>
<th>Code</th>
<th>Rated Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>4R2</td>
<td>4.2V (constant)</td>
</tr>
<tr>
<td>5R5</td>
<td>5.5V (peak) / 4.2V (constant)</td>
</tr>
</tbody>
</table>

4. ESR

<table>
<thead>
<tr>
<th>Code</th>
<th>ESR@1kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>45mΩ</td>
</tr>
<tr>
<td>S</td>
<td>130mΩ</td>
</tr>
</tbody>
</table>

5. Nominal Capacitance

<table>
<thead>
<tr>
<th>Code</th>
<th>Nominal Capacitance</th>
</tr>
</thead>
<tbody>
<tr>
<td>474</td>
<td>47×10^4μF = 470mF</td>
</tr>
</tbody>
</table>

6. Capacitance Tolerance

<table>
<thead>
<tr>
<th>Code</th>
<th>Tolerance</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>±20%</td>
</tr>
</tbody>
</table>

7. External Terminal

<table>
<thead>
<tr>
<th>Code</th>
<th>Terminal Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>3D</td>
<td>3 Terminals (+ / - / Balance)</td>
</tr>
</tbody>
</table>

8. Packing Code

<table>
<thead>
<tr>
<th>Code</th>
<th>Packing Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>T</td>
<td>Tray Type, 50pcs/Tray</td>
</tr>
</tbody>
</table>

Expressed by two-digit alphanumerics
High Performance Electrical Double-Layer Capacitors

4-3. Dimensions (mm)

- Rated Voltage: 14.0 ±0.5mm
- Positive Electrode: 25.5mm Max (typ: 25.0)
- Negative Electrode: 21.0 ±0.5mm
- Balance Electrode: 14.0 ±0.5mm
- Land pattern: 4.8mm Max (typ: 4.3mm)
- a = 2.5mm
- b = 3.0~4.0mm
- c = 1.0mm
- d = 3.5mm
- f = 3.5mm

4-4. Land Pattern Design

- Balance Terminal
- Negative (−) Terminal
- Positive (+) Terminal

4-5. Marking

- Series Code
- Capacitance and Tolerance Code
- Negative Electrode
- Balance Electrode
- Positive Electrode
- ESR Code
- Sequence Number
- Rated Voltage
Murata Manufacturing Co., Ltd.

Head Office
1-10-1, Higashi Kotari 1-chome
Nagaokakyo-shi, Kyoto
617-8555, Japan
Phone: 81-75-951-9111

International Division
3-29-12, Shibuya 3-chome,
Shibuya-ku, Tokyo
150-0002 Japan
Phone: 81-3-5469-6123

Murata Americas
Murata Electronics N.A., Inc. (Regional HQ)
2200 Lake Park Drive
Smyrna, GA 30080-7604, USA.
Phone: 1-770-436-1300
Fax: 1-770-436-3030

Murata (China) Investment Co., Ltd.
Lane 318 Yonghe Road
Zhabei District, Shanghai 200072, China
Phone: 86-21-3205-4616
Fax: 86-21-3205-4617

Taiwan Murata Electronics Co., Ltd.
No 225 Chung - Chin Road, Taichung, Taiwan
Phone: 886-4-2425-4151

Murata Europe
Murata Electronics Europe B.V. (Regional HQ)
Daalmeerstraat 4, 2131HC Hoofddorp
The Netherlands
Phone: +31-(0)23-5698360
Fax: +31-(0)23-5698361

Murata Electronics Singapore (Pte.) Ltd.
200 Yishun Avenue 7
Singapore, 768927
Tel: 65-6758-4233
Fax: 65-6758-2026

For additional information visit:
www.murataamericas.com/edlc