TI LM3S6C11 / LM3S6C65 Stellaris® MCUsTexas Instruments LM3S6C11 and LM3S6C65 Stellaris® microcontrollers (MCUs) implement Cortex-M3 and the Thumb-2 instruction set. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The TI LM3S6C11 and LM3S6C65 feature an ARM Cortex-M3 processor core with 80MHz operation and 100 DMIPS performance.
TI LM3S6C11 and LM3S6C65 Stellaris MCUs offer 512KB single-cycle Flash memory up to 50MHz and provide a prefetch buffer that improves performance above 50MHz. They also include 64KB single-cycle SRAM. These TI Stellaris MCUs are designed for use in a wide range of industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, and more.
|
LM3S6C11 Features
- 32-bit ARM® Cortex™-M3 80-MHz processor core with System Timer (SysTick), integrated Nested Vectored Interrupt Controller (NVIC), Memory Protection Unit (MPU), and Thumb-2 instruction set
- On-chip memory, featuring: 512 KB single-cycle Flash up to 50 MHz (a prefetch buffer improves performance above 50 MHz); 64 KB single-cycle SRAM; internal ROM loaded with StellarisWare® software
- Highly configurable 10/100 Ethernet Controller that conforms to the IEEE 802.3-2002 specification with full- and half-duplex modes for both 100 Mbps and 10 Mbps operation, and automatic MDI/MDI-X cross-over correction with software assist
- Advanced serial integration, featuring: three UARTs with IrDA and ISO 7816 support (one UART with modem status and modem flow control); two Synchronous Serial Interface (SSI) modules, supporting operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces; two Inter-Integrated Circuit (I2C) modules, providing Standard (100 Kbps) and Fast (400 Kbps) transmission and support for sending and receiving data as either a master or a slave
- ARM PrimeCell® 32-channel configurable μDMA controller, providing a way to offload data transfer tasks from the Cortex™-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth
- Analog support, featuring: ; two analog comparators; on-chip voltage regulator
- Two ARM FiRM-compliant watchdog timers; four 32-bit general-purpose timers (up to eight 16-bit); eight Capture Compare (CCP) PWM pins
- Up to 46 GPIOs (depending on configuration), with programmable control for GPIO interrupts and pad configuration, and highly flexible pin muxing
- Lower-power battery-backed Hibernation module with Real-Time Clock
- Multiple clock sources for microcontroller system clock: Precision Oscillator (PIOSC), Main Oscillator (MOSC), 32.768-kHz external oscillator for the Hibernation Module, and Internal 30-kHz Oscillator
- Full-featured debug solution with debug access via JTAG and Serial Wire interfaces, and IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
- Industrial-range (-40°C to 85°C) RoHS-compliant 100-pin LQFP and 108-ball BGA
|
LM3S6C11 Block Diagram
LM3S6C65 Features
- 32-bit ARM® Cortex™-M3 80-MHz processor core with System Timer (SysTick), integrated Nested Vectored Interrupt Controller (NVIC), Memory Protection Unit (MPU), and Thumb-2 instruction set
- On-chip memory, featuring: 512 KB single-cycle Flash up to 50 MHz (a prefetch buffer improves performance above 50 MHz); 64 KB single-cycle SRAM; internal ROM loaded with StellarisWare® software
- Highly configurable 10/100 Ethernet Controller that conforms to the IEEE 802.3-2002 specification with full- and half-duplex modes for both 100 Mbps and 10 Mbps operation, and automatic MDI/MDI-X cross-over correction with software assist
- Advanced serial integration, featuring: three UARTs with IrDA and ISO 7816 support (one UART with modem status and modem flow control); Synchronous Serial Interface (SSI) module; two Inter-Integrated Circuit (I2C) modules, providing Standard (100 Kbps) and Fast (400 Kbps) transmission and support for sending and receiving data as either a master or a slave
- ARM PrimeCell® 32-channel configurable μDMA controller, providing a way to offload data transfer tasks from the Cortex™-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth
- Analog support, featuring: two 12-bit Analog-to-Digital Converters (ADC) with 16 analog input channels and a sample rate of one million samples/second; two analog comparators; 16 digital comparators; on-chip voltage regulator
- Advanced motion control, featuring: three PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector; four PWM fault inputs to promote low-latency shutdown; two Quadrature Encoder Interface (QEI) modules, with position integrator to track encoder position and velocity capture using built-in timer
- Two ARM FiRM-compliant watchdog timers; four 32-bit general-purpose timers (up to eight 16-bit); eight Capture Compare (CCP) PWM pins
- Up to 46 GPIOs (depending on configuration), with programmable control for GPIO interrupts and pad configuration, and highly flexible pin muxing
- Lower-power battery-backed Hibernation module with Real-Time Clock
- Multiple clock sources for microcontroller system clock: Precision Oscillator (PIOSC), Main Oscillator (MOSC), 32.768-kHz external oscillator for the Hibernation Module, and Internal 30-kHz Oscillator
- Full-featured debug solution with debug access via JTAG and Serial Wire interfaces, and IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
- Industrial-range (-40°C to 85°C) RoHS-compliant 100-pin LQFP and 108-ball BGA
|
LM3S6C65 Block Diagram
|
