|    Change Country Change Location USD
United States United States

Please confirm your currency selection:

US Dollars
Home » NEWEST Products » New by Manufacturer » IDT (Integrated Device Technology) » VersaClock 5 Programmable Clock Generator - IDT
NEWEST Products
IDT VersaClock 5 Programmable Clock Generator

IDT VersaClock 5 Programmable Clock Generator

IDT VersaClock 5 Programmable Clock Generator is intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitch-less manual switchover function allows one of the redundant clocks to be selected during normal operation. Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.

  • Generates up to four independent output frequencies
  • High performance, low phase noise PLL, <0.7ps RMS typical phase jitter on outputs:
    • PCIe Gen1, 2, 3 compliant clock capability
    • USB 3.0 compliant clock capability
    • 1 GbE and 10GbE
  • Four fractional output dividers (FODs)
  • Independent Spread Spectrum capability on each output pair
  • One reference LVCMOS output clock
  • Four universal output pairs:
    • Each configurable as one differential output pair or two LVCMOS outputs
  • I/O Standards:
    • Single-ended I/Os: 1.8V to 3.3V LVCMOS
    • Differential I/Os - LVPECL, LVDS and HCSL
  • Input frequency ranges:
    • LVCMOS Reference Clock Input (XIN/REF) 5MHz to 200MHz
    • LVDS, LVPECL, HCSL Differential Clock Input (CLKIN, CLKINB) 5MHz to 350MHz
    • Crystal frequency range: 8MHz to 40MHz
  • Output frequency ranges:
    • LVCMOS Clock Outputs 5MHz to 200MHz
    • LVDS, LVPECL, HCSL Differential Clock Outputs 5MHz to 350MHz

  • Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
  • I2C serial programming interface
  • Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
  • Redundant clock inputs with manual switchover
  • Programmable loop bandwidth
  • Programmable slew rate control
  • Programmable crystal load capacitance
  • Individual output enable/disable
  • Power-down mode
  • 1.8V, 2.5V or 3.3V core VDDD, VDDA
  • Available in 24-pin VFQFPN 4mm x 4mm package
  • -40° to +85°C industrial temperature operation

  • Consumer
  • Networking
  • Industrial
  • Computing
  • Data-communications

Part NumberMaximum Input FrequencyMax Output FreqNumber of OutputsOperating Supply VoltageOperating Supply CurrentData Sheet

Loading First Previous Next Last
Block Diagram
Block Diagram
Versaclock 5 Introduction Video

Mouser.com Comments

Mouser welcomes lively and courteous interaction on our website. In order to host a cooperative discussion, please keep comments relevant to the topics on this page. All comments are reviewed prior to being posted to ensure appropriate language and content is used.

  • IDT (Integrated Device Technology)