Contact Mouser (USA)  (800) 346-6873     |     Feedback        
View Cart     |     Change Location  USD
United States United States

Please confirm your currency selection:

US Dollars
Home » NEWEST Products » New by Manufacturer » NXP Semiconductors » SD/SDIO/MMC/CE-ATA Interface IC - NXP |Mouser
NEWEST Products
NXP  SD/SDIO/MMC/CE-ATA Interface IC

NXP SD/SDIO/MMC/CE-ATA Host Controller Interface IC

NXP SD/SDIO/MMC/CE-ATA Host Controller Interface IC manages the physical layer of SD, SDIO, MMC and CE-ATA protocols. Featuring a 16-bit asynchronous memory interface, the device can be used with SD Host Standard compatible driver software to add SD/SDIO/MMC/CE-ATA host functionality to a variety of microprocessor systems. The device supports both full-speed (<25 MHz) and high-speed (< 52 MHz) data transmissions on the SD/SDIO/MMC/CE-ATA port and can operate in a wide voltage range (1.8 V to 3.6 V). SDIO101A's built-in, 2 kB data buffer provides a low interrupt latency time and efficient communication with the host processor at high data rates.

Features
  • Provides 1 SD/SDIO/MMC/CE-ATA slot, operating in 1-bit, 4-bit and 8-bit (MMC/CE-ATA) modes
  • 2.5V to 3.3V host interface
  • 1.8 V core supply voltage
  • Separate SD supply voltage pin. SD/SDIO/MMC/CE-ATA slot is able to operate at a wide voltage range (1.8V to 3.3V).
  • Dedicated SD Card Detection input pin (insertion/removal)
  • Dedicated SD Card Write Protection input pin
  • Full speed (< 25 MHz) and high-speed (< 52 MHz) SD data transmissions
  • Supports interrupt and slave-DMA transfer operation
  • Built-in 2 kB double data buffer (with 1 kB maximum block size) for efficient communication with host processor
  • Supports SDIO features Multi-block, Suspend/Resume, Read Wait and Wake-up Control
  • Up to 400 Mbit/s read and write data transfer rates at 50 MHz using MMC 8 data lines
  • Up to 208 Mbit/s read and write data transfer rates at 52 MHz using SD 4 data lines
  • On-board crystal oscillator and PLL
  • 5 levels of power saving, including a ‘Hibernate mode’ where oscillator, PLL and memories are switched off, and a ‘Coma mode’ that internally switches off supply power to most of the chip
  • Additional on-board fractional clock divider for fine-grained SD clock speed control
  • Cyclic Redundancy Check (CRC) for command and data
  • Programmable pull-up resistor on SD CMD and SD DATn lines
  • Programmable drive strength for SDCLK output to optimize SD/SDIO/MMC/CE-ATA clock speed
  Specifications
  • Compliant with SDIO card specification version 2.00
  • Compliant with SD Host Controller Standard Specification Version 2.0
  • Compliant with SD Physical Layer Specification version 2.0
  • Compliant with MMC Specification version 3.31 and 4.2
  • Supports CE-ATA Digital Protocol revision 1.1
  • Supports CE-ATA Digital Protocol commands (CMD60/CMD61)

Host Processor Interface
  • Supports 16-bit asynchronous memory interface
  • Separate host interface power supply pin, able to operate on 2.5V to 3.3V
  • Programmable open collector or push-pull mode for INT interrupt pin output
 Block Diagram
NXP SDIO101AIHRZ Block Diagram

  • NXP Semiconductors