

## LOW-QUIESCENT-CURRENT PROGRAMMABLE-DELAY SUPERVISORY CIRCUIT

Check for Samples: TPS3808-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- Power-On Reset Generator With Adjustable Delay Time: 1.25 ms to 10 s
- Very Low Quiescent Current: 2.4 μA Typ
- High Threshold Accuracy: 0.5% Typ
- Fixed Threshold Voltages for Standard Voltage Rails From 1.2 V to 5 V and Adjustable Voltage Down to 0.4 V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: –40°C to 125°C
- Small SOT-23 Package


#### **APPLICATIONS**


- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery-Powered Products
- FPGA/ASIC Applications

#### DESCRIPTION

The TPS3808 microprocessor supervisory circuits monitor system voltages from 0.4 V to 5 V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and MR return above their thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for  $V_{\text{IT}} \leq 3.3$  V. The reset delay time can be set to 20 ms by disconnecting the  $C_{\text{T}}$  pin, 300 ms by connecting the  $C_{\text{T}}$  pin to  $V_{\text{DD}}$  using a resistor, or can be user adjusted between 1.25 ms and 10 s by connecting the  $C_{\text{T}}$  pin to an external capacitor. The TPS3808 has a very low typical quiescent current of 2.4  $\mu$ A, so it is well suited to battery-powered applications. It is available in a small SOT-23 package and is fully specified over a temperature range of -40°C to 125°C (T<sub>J</sub>).







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

TJ	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE (V <sub>IT</sub> )	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	A divistable	0.405.\/	SON - DRV	Reel of 3000	TPS3808G01QDRVRQ1	PSJQ
	Adjustable	0.405 V	SOT-23 - DBV	Reel of 3000	TPS3808G01QDBVRQ1	BAZ
	1.25 V	1.16 V			TPS3808G125QDBVRQ1	QWZ
	1.2 V	1.12 V			TPS3808G12QDBVRQ1	CEM
-40°C to 125°C	1.5 V	1.4 V			TPS3808G15QDBVRQ1	OFR
	1.8 V	1.67 V	SOT-23 - DBV	Reel of 3000	TPS3808G18QDBVRQ1	OBZ
	3 V	2.79 V			TPS3808G30QDBVRQ1	AVP
	3.3 V	3.07 V			TPS3808G33QDBVRQ1	AVQ
	5 V	4.65 V			TPS3808G50QDBVRQ1	CEL

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range (unless otherwise noted)(1)

$V_{DD}$	Input voltage range	–0.3 V to 7 V		
$V_{CT}$	C <sub>T</sub> voltage range	-0.3 V to (V <sub>DD</sub> + 0.3) V		
V <sub>MR</sub> , V <sub>RESET</sub> , V <sub>SENSE</sub>	MR, RESET, SENSE voltage ra	–0.3 V to 7 V		
I <sub>RESET</sub>	RESET pin current	5 mA		
$T_{J}$	Operating junction temperature	-40°C to 150°C		
T <sub>stg</sub>	Storage temperature range	-65°C to 150°C		
		Human-Body Model (HBM)	2 kV	
		Channel Daviss Madel (CDM)	TPS3808GXX	500 V
ESD	Electrostatic discharge rating	Charged-Device Model (CDM)	TPS3808G125QDBVRQ1	1000 V
		Machine Model (MM), TPS3808G01QDRVRQ1,TPS3808	50 V	

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the *Electric Characteristics* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(2)</sup> Due to the low dissipated power in this device, it is assumed that  $T_1 = T_A$ .



#### **ELECTRICAL CHARACTERISTICS**


 $1.8~V \le V_{DD} \le 6.5~V,~R_{LRESET} = 100~k\Omega,~C_{LRESET} = 50~pF,~over~operating~temperature~range~(T_J = -40^{\circ}C~to~125^{\circ}C)~(unless~otherwise~noted),~typical~values~at~T_J = 25^{\circ}C$ 


	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Input supply range			1.8		6.5	V
	Complete summent (into ) ( min)	$V_{DD} = 3.3 \text{ V}, \overline{\text{RESET}}$	not asserted, MR, RESET, C <sub>T</sub> open		2.4	5	
$I_{DD}$	Supply current (into V <sub>DD</sub> pin)	$V_{DD} = 6.5 \text{ V}, \overline{\text{RESET}}$	not asserted, MR, RESET, C <sub>T</sub> open		2.7	6	μΑ
V	I am land antent make	1.3 V ≤ V <sub>DD</sub> < 1.8 V, I	<sub>OL</sub> = 0.4 mA			0.3	V
$V_{OL}$	Low-level output voltage	1.8 V ≤ V <sub>DD</sub> ≤ 6.5 V, I	<sub>OL</sub> = 1 mA			0.4	\ \ \
	Power-up reset voltage <sup>(1)</sup>	$V_{OL}$ (max) = 0.2 V, I $_{F}$	RESET = 15 μA			0.8	V
		TPS3808G01		-2	±1	+2	
		V <sub>IT</sub> ≤ 3.3 V		-1.5	±0.5	+1.5	
$V_{\text{IT}}$	Negative-going input threshold accuracy	3.3 V < V <sub>IT</sub> ≤ 5 V		-2	±1	+2	%
	tilicolloid accuracy	V <sub>IT</sub> ≤ 3.3 V	40°C . T . 05°C	-1.25	±0.5	+1.25	
		3.3 V < V <sub>IT</sub> ≤ 5 V	40°C < T <sub>J</sub> < 85°C	-1.5	±0.5	+1.5	
		TPS3808G01		1.5	3		
$V_{HYS}$	Hysteresis on V <sub>IT</sub> pin	-40°C < T <sub>J</sub> < 85°C			1	2	%V <sub>IT</sub>
					1	2.5	
$R_{\overline{MR}}$	MR internal pullup resistance	V <sub>SENSE</sub> = V <sub>IT</sub>		70	90		kΩ
		TPS3808G01		-25		25	nA
I <sub>SENSE</sub>	Input current at SENSE pin	V <sub>SENSE</sub> = 6.5 V			1.7		μA
I <sub>OH</sub>	RESET leakage current	$V_{\overline{RESET}} = 6.5 \text{ V}, \overline{RES}$	SET not asserted			300	nA
<b>C</b>	Innut conscitones, ony nin	C <sub>T</sub> pin		5		~_	
C <sub>IN</sub>	Input capacitance, any pin	Other pins		5		pF	
$V_{IL}$	MR logic low input			0		0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	MR logic high input			0.7 V <sub>DD</sub>		$V_{DD}$	V
	Marrian and almost almost a	SENSE	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		
t <sub>w</sub>	Maximum transient duration	MR	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		0.001		μs
		C <sub>T</sub> = Open		12	20	28	
	DECET dates the	$C_T = V_{DD}$	On a final and finance as	180	300	420	ms
t <sub>d</sub>	RESET delay time	C <sub>T</sub> = 100 pF	See timing diagram	0.75	1.25	1.75	
		C <sub>T</sub> = 180 nF		0.7	1.2	1.7	s
	Propagation delay	MR to RESET	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		150		ns
t <sub>pHL</sub>	High-level to low-level RESET delay	SENSE to RESET	V <sub>IH</sub> = 1.05 V <sub>IT</sub> , V <sub>IL</sub> = 0.95 V <sub>IT</sub>		20		μs
$\theta_{JA}$	Thermal resistance, junction to ambient				290		°C/W

<sup>(1)</sup> Power-up reset voltage is the lowest supply voltage  $(V_{DD})$  at which  $\overline{RESET}$  becomes active  $(t_{rise(VDD)} \ge 15 \ \mu s/V)$ .



#### **FUNCTIONAL BLOCK DIAGRAMS**






RESET

**GND** 

MR

5

#### **PIN ASSIGNMENTS**



#### **PIN FUNCTIONS**

PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
RESET	1	Reset. This is an open-drain output that is driven to a low impedance state when $\overline{\text{RESET}}$ is asserted (either the SENSE input is lower than the threshold voltage $(V_{\text{IT}})$ or the $\overline{\text{MR}}$ pin is set to a logic low). $\overline{\text{RESET}}$ remains low (asserted) for the reset period after both SENSE is above $V_{\text{IT}}$ and $\overline{\text{MR}}$ is set to a logic high. A pullup resistor from 10 k $\Omega$ to 1 M $\Omega$ should be used on this pin, and allows the reset pin to attain voltages higher than $V_{\text{DD}}$ .					
GND	2	Ground					
MR	3	Manual reset. Driving this pin low asserts RESET. MR is internally tied to V <sub>DD</sub> by a 90-kΩ pullup resistor.					
C <sub>T</sub>	4	Reset period programming. Connecting this pin to $V_{DD}$ through a 40-k $\Omega$ to 200-k $\Omega$ resistor or leaving it open results in fixed delay times (see <i>Electrical Characteristics</i> ). Connecting this pin to a ground referenced capacitor $\geq$ 100 pF gives a user-programmable delay time.					
SENSE	5	Voltage sense. This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage $(V_{IT})$ , $\overline{RESET}$ is asserted.					
$V_{DD}$	6	Supply voltage. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.					






Figure 1. MR and SENSE Reset Timing Diagram

#### **TRUTH TABLE**

MR	SENSE > V <sub>IT</sub>	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н



#### **TYPICAL CHARACTERISTICS**

At  $T_J = 25$ °C,  $V_{DD} = 3.3$  V,  $R_{LRESET} = 100$  k $\Omega$ , and  $C_{LRESET} = 50$  pF (unless otherwise noted)




Figure 2.





Figure 3.

#### NORMALIZED RESET TIMEOUT PERIOD






Figure 4.

# MAXIMUM TRANSIENT DURATION AT SENSE VS SENSE THRESHOLD OVERDRIVE VOLTAGE





Figure 5.



#### **TYPICAL CHARACTERISTICS (continued)**


At  $T_J = 25$ °C,  $V_{DD} = 3.3$  V,  $R_{LRESET} = 100$  k $\Omega$ , and  $C_{LRESET} = 50$  pF (unless otherwise noted)



#### LOW-LEVEL RESET VOLTAGE **RESET CURRENT** 4.5 V<sub>OL</sub> Low-Level RESET Voltage (V) 4.0 3.5 3.0 2.5 2.0 $V_{DD} = 1.8 V$ 1.5 1.0 0.5 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 RESET Current (mA)

Figure 7.

#### LOW-LEVEL RESET VOLTAGE



SBVS085H - JANUARY 2007 - REVISED JUNE 2012



#### **DEVICE OPERATION**

The TPS3808 microprocessor supervisory product family is designed to assert a  $\overline{RESET}$  signal when either the SENSE pin voltage drops below  $V_{IT}$  or the manual reset ( $\overline{MR}$ ) is driven low. The  $\overline{RESET}$  output remains asserted for a user-adjustable time after both the manual reset ( $\overline{MR}$ ) and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5.0 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the  $C_T$  pin to  $V_{DD}$  results in a 300-ms reset delay, while leaving the  $C_T$  pin open yields a 20-ms reset delay. In addition, connecting a capacitor between  $C_T$  and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.

#### **SENSE Input**

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below  $V_{IT}$ , RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and deassertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 9.




Figure 9. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

### Manual Reset (MR) Input

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3  $V_{DD}$ ) on  $\overline{\text{MR}}$  causes RESET to assert. After  $\overline{\text{MR}}$  returns to a logic high and  $\overline{\text{SENSE}}$  is above its reset threshold,  $\overline{\text{RESET}}$  is deasserted after the user-defined reset delay expires. Note that  $\overline{\text{MR}}$  is internally tied to  $V_{DD}$  using a 90-k $\Omega$  resistor, so this pin can be left unconnected if  $\overline{\text{MR}}$  is not used.

Refer to Figure 10 for how MR can be used to monitor multiple system voltages. Note that if the logic signal driving  $\overline{MR}$  does not go fully to  $V_{DD}$ , there will be some additional current draw into  $V_{DD}$  as a result of the internal pullup resistor on  $\overline{MR}$ . To minimize current draw, a logic-level FET can be used as shown in Figure 11.




Figure 10. Using MR to Monitor Multiple System Voltages






Figure 11. Using an External MOSFET to Minimize I<sub>DD</sub> When MR Signal Does Not Go to V<sub>DD</sub>

#### Selecting the Reset Delay Time

The TPS3808 has three options for setting the  $\overline{RESET}$  delay time as shown in Figure 12. Figure 12a shows the configuration for a fixed 300-ms typical delay time by tying  $C_T$  to  $V_{DD}$ ; a resistor from 40 k $\Omega$  to 200 k $\Omega$  must be used. Supply current is not affected by the choice of resistor. Figure 12b shows a fixed 20-ms delay time by leaving the  $C_T$  pin open. Figure 12c shows a ground referenced capacitor connected to  $C_T$  for a user-defined program time between 1.25 ms and 10 s.

The capacitor  $C_T$  should be  $\geq$ 100 pF nominal value in order for the TPS3808 to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_{T} (nF) = [t_{D} (s) - 0.5 \times 10^{-3} (s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the external capacitor to 1.23 V. When a RESET is asserted, the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such as a ceramic should be used and that stray capacitance around this pin may cause errors in the reset delay time.

#### **Immunity to SENSE Pin Voltage Transients**

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the *Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage* graph (Figure 5) in the Typical Characteristics section.




Figure 12. Configuration Used to Set the RESET Delay Time



#### **REVISION HISTORY**

Cł	Changes from Revision G (November, 2010) to Revision H					
•	Changed I <sub>SENSE</sub> from µA to nA		3			





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS3808G01QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BAZ	Samples
TPS3808G01QDRVRQ1	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PSJQ	Samples
TPS3808G125QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QWZ	Samples
TPS3808G12QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEM	Samples
TPS3808G15QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFV	Samples
TPS3808G18QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OBZ	Samples
TPS3808G30QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVP	Samples
TPS3808G33QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AVQ	Samples
TPS3808G50QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

11-Apr-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3808G01-Q1, TPS3808G12-Q1, TPS3808G125-Q1, TPS3808G15-Q1, TPS3808G18-Q1, TPS3808G30-Q1, TPS3808G30-Q1, TPS3808G50-Q1:

Catalog: TPS3808G01, TPS3808G12, TPS3808G125, TPS3808G15, TPS3808G18, TPS3808G30, TPS3808G33, TPS3808G50

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G01QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G01QDRVRQ1	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS3808G125QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G12QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G15QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G18QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G30QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G33QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3808G50QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 14-Mar-2013




\*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G01QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G01QDRVRQ1	SON	DRV	6	3000	210.0	185.0	35.0
TPS3808G125QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G12QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G15QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G18QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G30QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G33QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS3808G50QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0

## DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DRV (S—PWSON—N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## DRV (S-PWSON-N6)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

## DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments: TPS3808G18QDBVRQ1