

## LP8728-Q1 Quad-Output Step-Down DC/DC Converter

Check for Samples: [LP8728-Q1](#)

### FEATURES

- LP8728-Q1 is an Automotive Grade Product that is AECQ-100 Grade 1 Qualified
- Four High Efficiency Step-Down DC/DC Converters:
  - 93% Peak Efficiency (  $V_{IN} = 5.0V$ ,  $V_{OUT} 3.3V$  )
  - Max Output Current 1.0A
  - Forced PWM Operation
  - Soft-Start Control
  - $V_{OUT1} = 3.3V$
  - $V_{OUT2} = 1.25V$
  - $V_{OUT3} = 1.8V$  or  $2.65V$  (pin selectable)
  - $V_{OUT4} = 1.8V$
- Separate Enable Inputs for each Converter Control
- Separate Power Good Outputs for each Converter
- Output Over-Current and Input Over-Voltage Protection
- Over-Temperature Protection
- Under-Voltage Lockout (UVLO)
- 28-pin 0.5 mm Pitch QFN Package

### APPLICATIONS

- FPGA, DSP Core Power
- Processor Power for Mobile Devices
- Peripheral I/O Power
- Automotive Safety Cameras
- Automotive Infotainment


### DESCRIPTION

The LP8728-Q1 is a quad-output Power Management Unit, optimized for low-power FPGAs, microprocessors, and DSPs. This device integrates four highly efficient step-down DC/DC converters into one package. All the converters operate above the AM band with a fixed 3.2 MHz switching frequency. Each buck converter's high-side switch turn-on time is phase shifted to minimize input current spikes.

The protection features include output short-circuit protection, switch current limits, input over-voltage protection, input under-voltage lockout, and thermal shutdown functions. During startup, the device controls the output slew rate to minimize output voltage overshoot and the input inrush current.

The device comes in a 5 x 5 x 0.8 mm 28-pin QFN package with 0.5 mm pitch.

### TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

Over operating ambient temperature range (unless otherwise noted).

PARAMETER		VALUE	UNIT
V <sub>IN</sub>	Voltage on power pins (AVDD, VIN_Bx)	-0.3 to 6.0	V
V <sub>FB</sub>	Voltage on feedback pins (FB_Bx)	-0.3 to 6.0	V
V <sub>SW</sub>	Voltage on buck converter switch pins (SW_Bx)	(GND_Bx - 0.2 V) to (VIN_Bx + 0.2 V) with 6.0V max	V
V <sub>DIG</sub>	Voltage on digital pins (PG_Bx, EN_Bx, DEFSEL)	(AGND - 0.2V) to (AVDD + 0.2 V) with 6.0 max	V
V <sub>BYP</sub>	Voltage on BYP pin	-0.3 to 2.0	V
T <sub>J(MAX)</sub>	Maximum operating junction temperature <sup>(3)</sup>	+150	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
Electrostatic discharge (HBM)		2000	V
Electrostatic discharge (CDM)		750	V

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 150°C (typ.) and disengages at T<sub>J</sub> = 130°C (typ.).

## THERMAL PROPERTIES

QFN-28 package thermal properties

PARAMETER	VALUE	UNIT
θ <sub>JA</sub>	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	36.3 °C/W

- (1) Calculated using 4-layer standard JEDEC thermal test board with 5 thermal vias between the die attach pad in the first copper layer and second copper layer.

## RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>

Over operating ambient temperature range (unless otherwise noted).

PARAMETER	MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input Voltage on AVDD, VIN_B1, VIN_B2, VIN_B3 and VIN_B4 Pins			V
T <sub>A</sub>	Operating ambient temperature range <sup>(2)</sup>			°C
C <sub>OUT</sub>	Effective output capacitance during operation. Min value over T <sub>A</sub> -40°C to 125°C.			μF
C <sub>IN</sub>	Effective input capacitance during operation. 4.5V ≤ V <sub>IN_Bx</sub> ≤ 5.5V. Min value over T <sub>A</sub> -40°C to 125°C.			μF
L	Effective inductance during operation. Min value over T <sub>A</sub> -40°C to 125°C.			μH

- (1) All voltage values are with respect to network ground terminal.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T<sub>A(max)</sub>] is dependent on the maximum operating junction temperature [T<sub>J(max)</sub>], the maximum power dissipation of the device in the application [P<sub>D(max)</sub>], and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A(max)</sub> = T<sub>J(max)</sub> - (θ<sub>JA</sub> × P<sub>D(max)</sub>)

**ELECTRICAL CHARACTERISTICS<sup>(1)(2)</sup>**

Typical values and limits appearing in normal type apply for  $T_A = 25^\circ\text{C}$ . Unless otherwise noted,  $V_{IN} = 5.0\text{ V}$ . Limits appearing in **boldface** type apply over junction temperature range,  $T_J = -40\text{ }^\circ\text{C}$  to  $125^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{SHDN}$	Shutdown Supply Current into Power Connections	EN_Bx = 0V		1.0	<b>6</b>	$\mu\text{A}$
$I_{OP}$	Operating Current	All buck-converters active, $I_{OUT} = 0\text{ mA}$		20		$\text{mA}$
<b>LOGIC INPUTS (EN_Bx, DEFSEL)</b>						
$V_{IL}$	Input Low Level				<b>0.4</b>	V
$V_{IH}$	Input High Level		<b>1.6</b>			V
$R_{PD\_DI}$	EN_Bx and DEFSEL Internal Pull-down Resistance		<b>300</b>	520	<b>820</b>	$\text{k}\Omega$
$T_{H\_MIN}$	Minimum EN_Bx High Time			1		ms
$T_{L\_MIN}$	Minimum EN_Bx Low Time			10		$\mu\text{s}$
<b>LOGIC OUTPUTS (PG_Bx)</b>						
$V_{OL}$	Output Low Level	$I_{SINK} = 3\text{ mA}$			<b>0.4</b>	V
$R_{PU}$	Recommended Pull-up Resistor			10		$\text{k}\Omega$
<b>BUCK CONVERTERS</b>						
$V_{OUT1}$	Output Voltage for Buck 1	Fixed voltage		3.3		V
$V_{OUT2}$	Output Voltage for Buck 2	Fixed voltage		1.25		V
$V_{OUT3}$	Output Voltage for Buck 3	DEFSEL = 1		2.65		V
		DEFSEL = 0		1.8		
$V_{OUT4}$	Output Voltage for Buck 4	Fixed voltage		1.8		V
$V_{FB\_Bx}$	Output voltage accuracy		<b>-3</b>		<b>3</b>	%
$\Delta V_{OUT}$	Line Regulation	$4.5\text{ V} \leq V_{IN\_Bx} \leq 5.5\text{ V}$ $I_{LOAD} = 10\text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 5.0\text{ V}$ $100\text{ mA} \leq I_{LOAD} \leq 900\text{ mA}$		3		mV
$I_{OUT}$	Output Current	DC load			1000	$\text{mA}$
$F_{SW}$	Switching Frequency		<b>3.03</b>	3.2	<b>3.37</b>	MHz
GBW	Gain Bandwidth			300		$\text{kHz}$
$I_{LIMITP}$	High Side Switch Current Limit		<b>1200</b>	1500	<b>1800</b>	$\text{mA}$
$I_{LIMITN}$	Low Side Switch Current Limit	Reverse current		500		$\text{mA}$
$R_{DSONP}$	Pin-Pin Resistance for PFET	$I_{OUT} = 200\text{ mA}$		210	<b>300</b>	$\text{m}\Omega$
$R_{DSONN}$	Pin-Pin Resistance for NFET	$I_{OUT} = 200\text{ mA}$		140	<b>240</b>	$\text{m}\Omega$
$I_{LK\_SW}$	Switch Pin Leakage Current	$V_{OUT} = 1.8\text{ V}$			<b>1</b>	$\mu\text{A}$
$R_{PD\_FB}$	Pull-down Resistor from FB_Bx pin to GND	Only active when converter disabled.	40	70	100	$\Omega$
$K_{RAMP}$	Slew Rate Control	DEFSEL from 0 to 1		10		$\text{mV}/\mu\text{s}$
$T_{START}$	Startup Time	Time from first EN_Bx high to start of switching		420		$\mu\text{s}$
$K_{START}$	Soft-Start VOUT Slew Rate			18		$\text{mV}/\mu\text{s}$
<b>VOLTAGE MONITORING</b>						
$V_{PG}$	Power Good Threshold Voltage	Power good threshold for voltage rising	<b>93.5</b>	96	<b>98</b>	%
		Power good threshold for voltage falling	<b>91</b>	93	<b>95</b>	%
$V_{OVP}$	Input Over-voltage Protection Trigger Point	Voltage monitored on AVDD Pin, voltage rising	<b>5.5</b>	5.7	<b>5.9</b>	V
		Hysteresis		80		mV
$V_{UVLO}$	Input Under-voltage Lockout (UVLO) turn-on threshold.	Voltage monitored on AVDD Pin, voltage falling		4.35		V
		Hysteresis		80		mV

(1) All voltage values are with respect to network ground terminal.

(2) Min and Max limits are specified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for Typ specifications are:  $V_{IN} = 5.0\text{ V}$  and  $T_J = 25^\circ\text{C}$ .

## ELECTRICAL CHARACTERISTICS<sup>(1)(2)</sup> (continued)

Typical values and limits appearing in normal type apply for  $T_A = 25^\circ\text{C}$ . Unless otherwise noted,  $V_{IN} = 5.0\text{ V}$ . Limits appearing in **boldface** type apply over junction temperature range,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>THERMAL SHUTDOWN AND MONITORING</b>						
TSD	Thermal Shutdown	Threshold, Temperature rising		150		°C
		Hysteresis		20		

## SYSTEM CHARACTERISTICS<sup>(1)(2)(3)</sup>


Typical values and limits appearing in normal type apply for  $T_A = 25^\circ\text{C}$ . Unless otherwise noted,  $V_{IN} = 5.0\text{ V}$ . Limits appearing in **boldface** type apply over junction temperature range,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{OUT}$	Load Transient Response	$I_{OUT}$ 10% max load $\rightarrow$ 90% max load, 1 $\mu\text{s}$ load step		70		mV
		$I_{OUT}$ 90% max load $\rightarrow$ 10% max load, 1 $\mu\text{s}$ load step		70		mV
	Line Transient Response	$V_{IN\_BX}$ stepping 4.5V $\leftrightarrow$ 5.5V $t_r = t_f = 10\ \mu\text{s}$ , $I_{OUT} = 400\ \text{mA}$		20		mV
$V_{RIPPLE}$	Output voltage ripple	$C_{OUT}$ ESR = 10 m $\Omega$ , $I_{OUT} = 200\ \text{mA}$		10		mV <sub>PP</sub>
$\eta$	Efficiency	$V_{OUT} = 3.3\text{V}$ , $I_{OUT} = 300\ \text{mA}$		94		%
		$V_{OUT} = 2.65\text{V}$ , $I_{OUT} = 300\ \text{mA}$		92		
		$V_{OUT} = 1.8\text{V}$ , $I_{OUT} = 300\ \text{mA}$		89		
		$V_{OUT} = 1.2\text{V}$ , $I_{OUT} = 300\ \text{mA}$		85		

- (1) All voltage values are with respect to network ground terminal.
- (2) Min and Max limits are specified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for Typ specifications are:  $V_{IN} = 5.0\text{ V}$  and  $T_J = 25^\circ\text{C}$ .
- (3) System Characteristics are highly dependent on external components and pcb layout. System Characteristics are verified using inductor type: TOKO MDT2520-CN1R5M, input and output capacitor type: MuRata GRM21BR71A106KE51L.

**PIN ASSIGNMENTS**

TOP VIEW




**Figure 1. Connection Diagram**

**Table 1. PIN DESCRIPTIONS**

PIN #	PIN NAME	TYPE	DESCRIPTION
1	EN_B1	D/I	Enable buck 1
2	VIN_B1	P	Positive power supply input for Buck 1
3	SW_B1	P	Switch node for Buck 1
4	GND_B1	G	Power ground for Buck 1
5	GND_B2	G	Power ground for Buck 2
6	SW_B2	P	Switch node for Buck 2
7	VIN_B2	P	Positive power supply input for Buck 2
8	FB_B2	A	Feedback pin for Buck 2. Referenced against AGND.
9	EN_B2	D/I	Enable Buck 2
10	PG_B2	D/O	Open-drain Power Good output for Buck 2
11	DEFSEL	D/I	Buck 3 output voltage selection pin
12	PG_B3	D/O	Open-drain Power Good output for Buck 3
13	EN_B3	D/I	Enable buck 3
14	FB_B3	A	Feedback pin for Buck 3. Referenced against AGND.
15	VIN_B3	P	Positive power supply input for Buck 3
16	SW_B3	P	Switch node for Buck 3
17	GND_B3	G	Power ground for Buck 3
18	GND_B4	G	Power ground for Buck 4
19	SW_B4	P	Switch node for Buck 4
20	VIN_B4	P	Positive power supply input for Buck 4
21	EN_B4	D/I	Enable Buck 4
22	FB_B4	A	Feedback pin for Buck 4. Referenced against AGND.
23	PG_B4	D/O	Open-drain Power Good output for Buck 4
24	AGND	G	Analog ground
25	BYP	A	Internal 1.8V supply voltage capacitor pin. A ceramic low ESR 1.0 $\mu$ F capacitor should be connected from this pin to AGND. The BYP voltage is generated internally, do not supply or load this pin externally.
26	AVDD	P	Analog positive power supply pin (VIN level)
27	PG_B1	D/O	Open-drain Power Good output for Buck 1
28	FB_B1	A	Feedback pin for Buck 1. Referenced against AGND.
DAP	Die Attachment Pad		Exposed die attachment pad should to be connected to GND plane with thermal vias to improve the thermal performance of the system.

FUNCTIONAL BLOCK DIAGRAM



### TYPICAL CHARACTERISTICS

Unless otherwise noted,  $V_{IN} = 5.0V$ ,  $T_A = +25^{\circ}C$




Figure 2. EFFICIENCY vs OUTPUT CURRENT




Figure 3. SHORT-CIRCUIT WAVEFORMS




Figure 4. SWITCHING FREQUENCY vs TEMPERATURE




Figure 5. STARTUP DELAY




Figure 6. LOAD TRANSIENT RESPONSE,  $I_{OUT}$  from 0mA to 1A





Figure 7. LINE TRANSIENT RESPONSE,  $V_{IN}$  from 4.5V to 5.5V




**TYPICAL CHARACTERISTICS (continued)**


Unless otherwise noted,  $V_{IN} = 5.0V$ ,  $T_A = +25^\circ C$




**Figure 8. BUCK1 LOAD REGULATION**




**Figure 9. BUCK1 LINE REGULATION**




**Figure 10. BUCK2 LOAD REGULATION**



**Figure 11. BUCK2 LINE REGULATION**




**Figure 12. SHUTDOWN CURRENT CONSUMPTION**



**Figure 13. ACTIVE MODE CURRENT CONSUMPTION (ALL BUCKS ACTIVE)**

**TYPICAL CHARACTERISTICS (continued)**

Unless otherwise noted,  $V_{IN} = 5.0V$ ,  $T_A = +25^{\circ}C$



**Figure 14. SWITCH TURN ON PHASE SHIFTING**

## OPERATION DESCRIPTION

The LP8728 has four integrated high-efficiency buck converters. Each buck converter has individual enable input and power good output pins. When the first enable pin is pulled high there is a 420- $\mu$ s startup delay when the device wakes up from shutdown mode and all internal reference blocks are started up. Once reference blocks have settled, the corresponding buck converter turns on. Buck cores utilize the soft-start feature to limit the inrush current during startup. Once a buck output reaches 96% (typ.) of the desired output voltage, the power-good pin is pulled high (see [Figure 15](#)). When at least one buck core is active, the remaining buck converters will start up without any startup delay.

If the output voltage drops below 93% (typ.) of desired voltage due to, for example, an overload condition, the corresponding power-good pin is pulled low. The power-good signal is always held low for at least 50 ms. When the enable pin is pulled low, the corresponding buck converter's power good signals are set low, and the buck converter is instantly shut down. An output capacitor is then discharged through an internal 70 $\Omega$  (typ.) pull-down resistor. The pull-down resistor is connected between buck feedback pin and ground and is only active when the enable pin is set low. When all enable signals are pulled low, the LP8728-Q1 enters a low-current shutdown mode.

### Buck Information


The buck converters are operated in forced PWM mode. Even with light load a minimum switching pulse is generated with every switching cycle. Each buck converter's high-side switch turn-on time is phase shifted to minimize the input current ripple (see [Figure 14](#)).

### Features

The following features are supported for all converters:

- Synchronous rectification
- Current mode feedback loop with PI compensator
- Forced PWM operation
- Soft start
- Power-good output
- Over-voltage comparator

In addition to the aforementioned features, buck3 output voltage can be selected with the DEFSEL pin. If the DEFSEL pin is pulled low,  $V_{OUT3}$  is set to 1.8 V. If DEFSEL is pulled high,  $V_{OUT3}$  is set to 2.65V.



**Figure 15. Buck Converter Startup and Shutdown**

### Thermal Shutdown (TSD)

Thermal shutdown function shuts down all buck regulators if the device's junction temperature  $T_J$  rises above 150°C (typ.). All power-good signals are pulled low 5 ms before buck regulators are shut down. Once  $T_J$  falls below 130°C (typ.), the LP8728 will automatically start up the buck regulators. There is a 2-second safety delay included in the restart function. Buck regulators are not restarted until 2 seconds have elapsed after  $T_J$  falls below 130°C (typ.). To minimize the inrush current during restarting, regulators are started in a buck1 → buck2 → buck3 → buck4 sequence. A 500- $\mu$ s delay is included between each buck startup.




Figure 16. TSD Timing Diagram

### Under-Voltage Lockout (UVLO)

Under-voltage lockout pulls the PG\_Bx pins low if the input voltage drops below 4.35V (typ.) (Figure 17). PG\_Bx pins are always held low for at least 50 ms. Once an under-voltage condition has lasted for 5 ms, all buck converters are shut down. Buck converters are restarted once the input voltage rises above UVLO level.

If an under-voltage condition has lasted more than 5 ms, but less than 50 ms, PG\_Bx pins are released high once 50 ms has elapsed and corresponding output voltage has settled. If an over-voltage condition has lasted more than 50 ms, power-good signals are released high once corresponding output voltage has settled. If an under-voltage condition lasts less than 5 ms, the buck converters are not shut down. Even in this case PG\_Bx pins are held low for 50 ms.

Regulators are always restarted in a buck1 → buck2 → buck3 → buck4 sequence. A 500-µs delay is included between each buck startup.




Figure 17. UVLO Operation

## Over-Voltage Protection (OVP)

Over-voltage protection protects the device in case of an over-voltage condition. If input voltage exceeds 5.7V (typ.), all PG\_Bx pins are pulled low. PG\_Bx pins are always held low for at least 50 ms. Once the PG\_Bx pins are pulled low, the system has 5 ms time to power down. After over-voltage condition has lasted for 5 ms, all buck converters are shut down. Buck converters are restarted once input voltage falls below 5.62V (typ). Regulators are started in a buck1 → buck2 → buck3 → buck4 sequence. A 500- $\mu$ s delay is included between each buck startup.

If an over-voltage condition lasted more than 5 ms, but less than 50 ms, the PG\_Bx pins are released high once 50 ms has elapsed and corresponding output voltage has settled (Figure 18).





Figure 18. OVP Duration less than 50 ms

If an over-voltage condition has lasted more than 50 ms, power-good signals are released high once corresponding output voltage has settled. Regulators are started in a buck1 → buck2 → buck3 → buck4 sequence. A 500- $\mu$ s delay is included between each buck startup (Figure 19). If an over-voltage condition has lasted less than 5 ms, buck converters are not shut down. Even in this case the PG\_Bx pins are held low for 50 ms. Note: Since regulators are allowed to operate for 5 ms during over-voltage condition it is the system designer's responsibility to verify that input voltage doesn't exceed limits stated in the [ABSOLUTE MAXIMUM RATINGS](#)<sup>(1)(2)</sup> table. Exceeding these limits may cause permanent damage to the device.

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.



**Figure 19. OVP Duration more than 50 ms**

## APPLICATION INFORMATION

### Inductor

The four converters operate with 1.5  $\mu\text{H}$  inductors. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductor directly influences the efficiency of the converter. Therefore, an inductor with the lowest dc resistance should be selected for the highest efficiency. The inductor should have a saturation current rating equal or higher than the high-side switch current limit (1500 mA) to minimize radiated noise use shielded inductor. The inductor should be connected to the SW pin as close to the IC as possible.

### Input and Output Capacitors

Because buck converters have a discontinuous input current, a low ESR input capacitor is required for best input-voltage filtering and minimizing interference with other circuits caused by high input voltage spikes. Each dcdc converter requires a 10- $\mu\text{F}$  ceramic input capacitor on its input pin VIN\_Bx. The input capacitor can be increased without any limit for better input voltage filtering. A small 100-nF capacitor can be used in parallel to minimize high-frequency interferences. Input capacitors should be placed as close to VIN\_Bx pins as possible. Routing from input capacitor to VIN\_Bx pins should be done on top layer without using any vias.

An output capacitor with a typical value of 10  $\mu\text{F}$  is recommended for each converter. Ceramic capacitors with low ESR value have lowest output voltage ripple and are recommended.

Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction with the increased applied DC voltage (DC bias effect). The capacitance value can fall below half of the nominal capacitance. This needs to be taken into consideration and, if necessary, use a capacitor with higher value or higher voltage rating.

**Table 2. Recommended External Components**

Component	Description	Value	Type	Example
C <sub>IN_B1,2,3,4</sub>	Buck regulator input capacitor	10 $\mu\text{F}$	Ceramic, 10V, X7R	MuRata, GRM21BR71A106KE51L
C <sub>OUT_B1,2,3,4</sub>	Buck regulator output capacitor	10 $\mu\text{F}$	Ceramic, 10V, X7R	MuRata, GRM21BR71A106KE51L
C <sub>AVDD</sub>	AVDD pin input capacitor	1 $\mu\text{F}$	Ceramic, 10V, X7R	MuRata, GRM188R71A105KA61D
C <sub>BYP</sub>	Internal LDO bypass capacitor	1 $\mu\text{F}$	Ceramic, 10V, X7R	MuRata, GRM188R71A105KA61D
L <sub>SW1,2,3,4</sub>	Buck regulator inductor	1.5 $\mu\text{H}$	ISAT>1.5A, DCR<100m $\Omega$	TOKO MDT2520-CN1R5M

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP8728QSQE-A/NOPB	ACTIVE	WQFN	RSG	28	250	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	8728Q-A	<a href="#">Samples</a>
LP8728QSQX-A/NOPB	ACTIVE	WQFN	RSG	28	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	8728Q-A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



RSG0028B





RECOMMENDED LAND PATTERN



TOP SIDE OF PACKAGE

DIMENSIONS ARE IN MILLIMETERS  
DIMENSIONS IN ( ) FOR REFERENCE ONLY



BOTTOM SIDE OF PACKAGE

SQA28B (Rev A)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Texas Instruments:](#)

[LP8728QSQX-A/NOPB](#) [LP8728QSQE-A/NOPB](#)