

# **High-Voltage 1-A Step-Down Switching Regulator**

Check for Samples: LM5010A, LM5010A-Q1

#### **FEATURES**

- Wide 6V to 75V Input Voltage Range
- Valley Current Limiting At 1.25A
- Programmable Switching Frequency Up To 1 MHz
- Integrated 80V N-Channel Buck Switch
- Integrated High Voltage Bias Regulator
- No Loop Compensation Required
- Ultra-Fast Transient Response
- Nearly Constant Operating Frequency With Line and Load Variations
- Adjustable Output Voltage
- 2.5V, ±2% Feedback Reference
- Programmable Soft-Start
- Thermal Shutdown
- LM5010AQ is AEC-Q100 Grade 1 and 0 qualified
- Packages
  - WSON-10 (4 mm x 4 mm)
  - HTSSOP-14
  - Both Packages Have Exposed Thermal Pad For Improved Heat Dissipation


### **APPLICATIONS**

- Non-Isolated Telecommunications Regulator
- Secondary Side Post Regulator
- Automotive Electronics

#### DESCRIPTION

The LM5010A Step-Down Switching Regulator is an enhanced version of the LM5010 with the input operating range extended to 6V minimum. The LM5010A features all the functions needed to implement a low cost, efficient, buck regulator capable of supplying in excess of 1A load current. This high voltage regulator integrates an N-Channel Buck Switch, and is available in thermally enhanced WSON-10 and HTSSOP-14 packages. The constant on-time regulation scheme requires no compensation resulting in fast load transient response and simplified circuit implementation. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit detection is set at 1.25A. Additional features include: VCC under-voltage lock-out, thermal shutdown, gate drive under-voltage lock-out, and maximum duty cycle limiter.

## **Basic Step-Down Regulator**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



## **Connection Diagram**





**Table 1. PIN DESCRIPTIONS** 

Pin Number		Name	Description	Application Information
WSON-10 HTSSOP- 14				
1	2	SW	Switching Node	Internally connected to the buck switch source. Connect to the inductor, free-wheeling diode, and bootstrap capacitor.
2	3	BST	Boost pin for bootstrap capacitor	Connect a capacitor from SW to the BST pin. The capacitor is charged from VCC via an internal diode during the buck switch off-time.
3	4	ISEN	Current sense	During the buck switch off-time, the inductor current flows through the internal sense resistor, and out of the ISEN pin to the free-wheeling diode. The current limit comparator keeps the buck switch off if the ISEN current exceeds 1.25A (typical).
4	5	SGND	Current Sense Ground	Recirculating current flows into this pin to the current sense resistor.
5	6	RTN	Circuit Ground	Ground return for all internal circuitry other than the current sense resistor.
6	9	FB	Voltage feedback input from the regulated output	Input to both the regulation and over-voltage comparators. The FB pin regulation level is 2.5V.
7	10	SS	Softstart	An internal 11.5 $\mu$ A current source charges the SS pin capacitor to 2.5V to soft-start the reference input of the regulation comparator.
8	11	RON/SD	On-time control and shutdown	An external resistor from VIN to the RON/SD pin sets the buck switch on-time. Grounding this pin shuts down the regulator.
9	12	VCC	Output of the bias regulator	The voltage at VCC is nominally equal to $V_{IN}$ for $V_{IN}$ < 8.9V, and regulated at 7V for $V_{IN}$ > 8.9V. Connect a 0.47 $\mu$ F, or larger capacitor from VCC to ground, as close as possible to the pins. An external voltage can be applied to this pin to reduce internal dissipation if $V_{IN}$ is greater than 8.9V. MOSFET body diodes clamp VCC to VIN if $V_{CC}$ > $V_{IN}$ .
10	13	VIN	Input supply voltage	Nominal input range is 6V to 75V. Input bypass capacitors should be located as close as possible to the VIN pin and RTN pins.
	1,7,8,14	NC	No connection	No internal connection. Can be connected to ground plane to improve heat dissipation.
		EP	Exposed Pad	Exposed metal pad on the underside of the device. It is recommended to connect this pad to the PC board ground plane to aid in heat dissipation.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

•	
VIN to RTN	-0.3V to 76V
BST to RTN	-0.3V to 90V
SW to RTN (Steady State)	-1.5V
BST to VCC	76V
BST to SW	14V
VCC to RTN	-0.3V to 14V
SGND to RTN	-0.3V to +0.3V
SS to RTN	-0.3V to 4V
VIN to SW	76V
All Other Inputs to RTN	-0.3V to 7V
ESD Rating, Human Body Model (2)	2kV
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 4 sec) <sup>(3)</sup>	260°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.
- (2) The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin.
- (3) For detailed information on soldering plastic HTSSOP and WSON packages, refer to the Packaging Data Book.

## Operating Ratings (1)

VIN Voltage		6.0V to 75V
Junction Temperature	LM5010A, LM5010AQ1	−40°C to + 125°C
	LM5010AQ0	-40°C to + 150°C

<sup>(1)</sup> Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.

#### **Electrical Characteristics**

Specifications with standard type are for  $T_J = 25^{\circ}\text{C}$  only; limits in boldface type apply over the full Operating Junction Temperature  $(T_J)$  range. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 48V$ ,  $R_{ON} = 200 \text{k}\Omega$ . See  $^{(1)}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> Regulato	r		•			
V <sub>CC</sub> Reg	V <sub>CC</sub> regulated output		6.6	7	7.4	Volts
	V <sub>IN</sub> - V <sub>CC</sub>	$I_{CC} = 0 \text{ mA}, F_S < 200 \text{ kHz}, 6.0 \text{V} \le V_{IN} \le 8.5 \text{V}$		100		mV
	V <sub>CC</sub> Bypass Threshold	V <sub>IN</sub> Increasing		8.9		V
	V <sub>CC</sub> Bypass Hysteresis	V <sub>IN</sub> Decreasing		260		mV
	V <sub>CC</sub> output impedance	$V_{IN} = 6.0V$		55		Ω
	$(0 \text{ mA} \le I_{CC} \le 5 \text{ mA})$	V <sub>IN</sub> = 8.0V		50		
		V <sub>IN</sub> = 48V		0.21		
	V <sub>CC</sub> current limit (2)	V <sub>IN</sub> = 48V, V <sub>CC</sub> = 0V		15		mA
UVLO <sub>Vcc</sub>	V <sub>CC</sub> under-voltage lock-out threshold	V <sub>CC</sub> Increasing		5.25		V
	UVLO <sub>VCC</sub> hysteresis	V <sub>CC</sub> Decreasing		180		mV
	UVLO <sub>VCC</sub> filter delay	100 mV overdrive		3		μs
	I <sub>IN</sub> operating current	Non-switching, FB = 3V		675	950	μΑ
	I <sub>IN</sub> shutdown current	RON/SD = 0V		100	200	μA

- 1) Typical specifications represent the most likely parametric norm at 25°C operation.
- (2) V<sub>CC</sub> provides bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.



## **Electrical Characteristics (continued)**

Specifications with standard type are for  $T_J$  = 25°C only; limits in boldface type apply over the full Operating Junction Temperature ( $T_J$ ) range. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN}$  = 48V,  $R_{ON}$  = 200k $\Omega$ . See <sup>(1)</sup>.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Switch Chara	cteristics					
R <sub>DS(on)</sub>	Buck Switch R <sub>DS(on)</sub> at I <sub>SW</sub> = 200	T <sub>J</sub> ≤ 125°C		0.35	0.80	Ω
	mA	T <sub>J</sub> ≤ 150°C			0.85	
UVLO <sub>GD</sub>	Gate Drive UVLO	V <sub>BST</sub> - V <sub>SW</sub> Increasing	1.7	3.0	4.0	V
	UVLO <sub>GD</sub> hysteresis			400		mV
SOFT-START	Pin					
I <sub>SS</sub>	Internal current source		8.0	11.5	15	μΑ
Current Limit						
I <sub>LIM</sub>	Threshold	Current out of I <sub>SEN</sub>	1	1.25	1.5	Α
	Resistance from ISEN to SGND			130		mΩ
	Response time			150		ns
On Timer, RO	N/SD Pin		-		*	
t <sub>ON</sub> - 1	On-time	$V_{IN} = 10V, R_{ON} = 200 k\Omega$	2.1	2.75	3.4	μs
t <sub>ON</sub> - 2	On-time	$V_{IN} = 75V, R_{ON} = 200 \text{ k}\Omega$	290	390	496	ns
	Shutdown threshold	Voltage at RON/SD rising 0.3		0.7	1.05	V
	Threshold hysteresis			40		mV
Off Timer						
t <sub>OFF</sub>	Minimum Off-time			260		ns
Regulation ar	nd Over-Voltage Comparators (FB I	Pin)				
V <sub>REF</sub>	FB regulation threshold	T <sub>J</sub> ≤ 125°C	2.445	2.50	2.550	V
		T <sub>J</sub> ≤ 150°C	2.435			
	FB over-voltage threshold			2.9		V
	FB bias current			1		nA
Thermal Shut	down					
T <sub>SD</sub>	Thermal shutdown temperature			175		°C
	Thermal shutdown hysteresis			20		°C
Thermal Resi	stance					
$\theta_{JA}$	Junction to Ambient, 0 LFPM Air	WSON-10 Package		40		°C/W
	Flow	HTSSOP-14 Package		40		
$\theta_{JC}$	Junction to Case	WSON-10 Package		5.2		°C/W
		HTSSOP-14 Package		5.2		



## **Typical Performance Characteristics**






Figure 1.








Figure 2.




Figure 4.





Figure 6.



#### **BLOCK DIAGRAM**





#### **FUNCTIONAL DESCRIPTION**




Figure 7. Startup Sequence

The LM5010A Step Down Switching Regulator features all the functions needed to implement a low cost, efficient buck DC-DC converter capable of supplying in excess of 1A to the load. This high voltage regulator integrates an 80V N-Channel buck switch, with an easy to implement constant on-time controller. It is available in the thermally enhanced WSON-10 and HTSSOP-14 packages. The regulator compares the feedback voltage to a 2.5V reference to control the buck switch, and provides a switch on-time which varies inversely with VIN. This feature results in the operating frequency remaining relatively constant with load and input voltage variations. The switching frequency can range from less than 100 kHz to 1.0 MHz. The regulator requires no loop compensation resulting in very fast load transient response. The valley current limit circuit holds the buck switch off until the free-wheeling inductor current falls below the current limit threshold, nominally set at 1.25A.

The LM5010A can be applied in numerous applications to efficiently step down higher DC voltages. This regulator is well suited for 48V telecom applications, as well as the 42V automotive power bus. Features include: Thermal shutdown, VCC under-voltage lock-out, gate drive under-voltage lock-out, and maximum duty cycle limit.



#### **Control Circuit Overview**

The LM5010A employs a control scheme based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (2.5V). If the FB voltage is below the reference the buck switch is turned on for a time period determined by the input voltage and a programming resistor ( $R_{ON}$ ). Following the on-time the switch remains off for a fixed 260 ns off-time, or until the FB voltage falls below the reference, whichever is longer. The buck switch then turns on for another on-time period. Referring to the Block Diagram, the output voltage is set by R1 and R2. The regulated output voltage is calculated as follows:

$$V_{OLIT} = 2.5V \times (R1 + R2) / R2$$
 (1)

The LM5010A requires a minimum of 25 mV of ripple voltage at the FB pin for stable fixed-frequency operation. If the output capacitor's ESR is insufficient additional series resistance may be required (R3 in the Block Diagram).

The LM5010A operates in continuous conduction mode at heavy load currents, and discontinuous conduction mode at light load currents. In continuous conduction mode current always flows through the inductor, never decaying to zero during the off-time. In this mode the operating frequency remains relatively constant with load and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. The operating frequency in the continuous conduction mode is calculated as follows:

$$F_{S} = \frac{V_{OUT} \times (V_{IN} - 1.4V)}{1.18 \times 10^{-10} \times (R_{ON} + 1.4 \text{ k}\Omega) \times V_{IN}}$$
(2)

The buck switch duty cycle is equal to:

$$DC = \frac{t_{ON}}{t_{ON} + t_{OFF}} = t_{ON} \times F_S = \frac{V_{OUT}}{V_{IN}}$$
(3)

Under light load conditions, the LM5010A operates in discontinuous conduction mode, with zero current flowing through the inductor for a portion of the off-time. The operating frequency is always lower than that of the continuous conduction mode, and the switching frequency varies with load current. Conversion efficiency is maintained at a relatively high level at light loads since the switching losses diminish as the power delivered to the load is reduced. The discontinuous mode operating frequency is approximately:

$$F_{S} = \frac{V_{OUT}^{2} \times L1 \times 1.4 \times 10^{20}}{R_{L} \times R_{ON}^{2}}$$
(4)

where  $R_L$  = the load resistance.

#### Start-Up Bias Regulator (V<sub>cc</sub>)

A high voltage bias regulator is integrated within the LM5010A. The input pin (VIN) can be connected directly to line voltages between 6V and 75V. Referring to the block diagram and the graph of  $V_{CC}$  vs.  $V_{IN}$ , when  $V_{IN}$  is between 6V and the bypass threshold (nominally 8.9V), the bypass switch (Q2) is on, and  $V_{CC}$  tracks  $V_{IN}$  within 100 mV to 150 mV. The bypass switch on-resistance is approximately 50 $\Omega$ , with inherent current limiting at approximately 100 mA. When VIN is above the bypass threshold, Q2 is turned off, and  $V_{CC}$  is regulated at 7V. The  $V_{CC}$  regulator output current is limited at approximately 15 mA. When the LM5010A is shutdown using the RON/SD pin, the  $V_{CC}$  bypass switch is shut off, regardless of the voltage at VIN.

When  $V_{IN}$  exceeds the bypass threshold, the time required for Q2 to shut off is approximately 2 - 3  $\mu$ s. The capacitor at VCC (C3) must be a minimum of 0.47  $\mu$ F to prevent the voltage at VCC from rising above its absolute maximum rating in response to a step input applied at VIN. C3 must be located as close as possible to the LM5010A pins.

In applications with a relatively high input voltage, power dissipation in the bias regulator is a concern. An auxiliary voltage of between 7.5V and 14V can be diode connected to the VCC pin (D2 in Figure 8) to shut off the VCC regulator, reducing internal power dissipation. The current required into the VCC pin is shown in the Typical Performance Characteristics. Internally a diode connects VCC to VIN requiring that the auxiliary voltage be less than  $V_{\text{IN}}$ .



The turn-on sequence is shown in Figure 7. When VCC exceeds the under-voltage lock-out threshold (UVLO) of 5.25V (t1 in Figure 7), the buck switch is enabled, and the SS pin is released to allow the soft-start capacitor (C6) to charge up. The output voltage  $V_{OUT}$  is regulated at a reduced level which increases to the desired value as the soft-start voltage increases (t2 in Figure 7).




Figure 8. Self Biased Configuration

#### **Regulation Comparator**

The feedback voltage at the FB pin is compared to the voltage at the SS pin (2.5V,  $\pm 2\%$ ). In normal operation an on-time period is initiated when the voltage at FB falls below 2.5V. The buck switch conducts for the on-time programmed by  $R_{ON}$ , causing the FB voltage to rise above 2.5V. After the on-time period the buck switch remains off until the FB voltage falls below 2.5V. Input bias current at the FB pin is less than 5 nA over temperature.

## **Over-Voltage Comparator**

The feedback voltage at FB is compared to an internal 2.9V reference. If the voltage at FB rises above 2.9V the on-time is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. The buck switch remains off until the voltage at FB falls below 2.5V.

#### **ON-Time Control**

The on-time of the internal buck switch is determined by the  $R_{ON}$  resistor and the input voltage  $(V_{IN})$ , and is calculated as follows:

$$t_{ON} = \frac{1.18 \times 10^{-10} \times (R_{ON} + 1.4k)}{(V_{IN} - 1.4V)} + 67 \text{ ns}$$
 (5)

The R<sub>ON</sub> resistor can be determined from the desired on-time by re-arranging Equation 5 to the following:

$$R_{ON} = \frac{(t_{ON} - 67 \text{ ns}) \times (V_{IN} - 1.4V)}{1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega$$
(6)

To set a specific continuous conduction mode switching frequency (f<sub>S</sub>), the R<sub>ON</sub> resistor is determined from the following:

$$R_{ON} = \frac{V_{OUT} \times (V_{IN} - 1.4V)}{V_{IN} \times F_S \times 1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega$$
(7)

In high frequency applications the minimum value for  $t_{ON}$  is limited by the maximum duty cycle required for regulation and the minimum off-time of the LM5010A (260 ns, ±15%). The fixed off-time limits the maximum duty cycle achievable with a low voltage at VIN. The minimum allowed on-time to regulate the desired  $V_{OUT}$  at the minimum  $V_{IN}$  is determined from the following:



$$t_{ON(min)} = \frac{V_{OUT} \times 300 \text{ ns}}{(V_{IN(min)} - V_{OUT})}$$
(8)

#### **Shutdown**

The LM5010A can be remotely shut down by forcing the RON/SD pin below 0.7V with a switch or open drain device. See Figure 9. In the shutdown mode the SS pin is internally grounded, the on-time one-shot is disabled, the input current at VIN is reduced, and the  $V_{CC}$  bypass switch is turned off. The  $V_{CC}$  regulator is not disabled in the shutdown mode. Releasing the RON/SD pin allows normal operation to resume. The nominal voltage at RON/SD is shown in the Typical Performance Characteristics. When switching the RON/SD pin, the transition time should be faster than one to two cycles of the regulator's nominal switching frequency.




Figure 9. Shutdown Implementation

### **Current Limit**

Current limit detection occurs during the off-time by monitoring the recirculating current through the internal current sense resistor (R<sub>SENSE</sub>). The detection threshold is 1.25A, ±0.25A. Referring to the Block Diagram, if the current into SGND during the off-time exceeds the threshold level the current limit comparator delays the start of the next on-time period. The next on-time starts when the current into SGND is below the threshold and the voltage at FB is below 2.5V. Figure 10 illustrates the inductor current waveform during normal operation and during current limit. The output current  $I_0$  is the average of the inductor ripple current waveform. The Low Load Current waveform illustrates continuous conduction mode operation with peak and valley inductor currents below the current limit threshold. When the load current is increased (High Load Current), the ripple waveform maintains the same amplitude and frequency since the current falls below the current limit threshold at the valley of the ripple waveform. Note the average current in the High Load Current portion of Figure 10 is above the current limit threshold. Since the current reduces below the threshold in the normal off-time each cycle, the start of each on-time is not delayed, and the circuit's output voltage is regulated at the correct value. When the load current is further increased such that the lower peak would be above the threshold, the off-time is lengthened to allow the current to decrease to the threshold before the next on-time begins (Current Limited portion of Figure 10). Both V<sub>OUT</sub> and the switching frequency are reduced as the circuit operates in a constant current mode. The load current ( $I_{OCL}$ ) is equal to the current limit threshold plus half the ripple current ( $\Delta I/2$ ). The ripple amplitude ( $\Delta I$ ) is calculated from:

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{L1}$$
(9)

The current limit threshold can be increased by connecting an external resistor ( $R_{CL}$ ) between SGND and ISEN.  $R_{CL}$  typically is less than  $1\Omega$ , and the calculation of its value is explained in Applications Information. If the current limit threshold is increased by adding  $R_{CL}$ , the maximum continuous load current should not exceed 1.5A, and the peak current out of the SW pin should not exceed 2A.






Figure 10. Inductor Current - Current Limit Operation

#### N-Channel Buck Switch and Driver

The LM5010A integrates an N-Channel buck switch and associated floating high voltage gate driver. The peak current through the buck switch should not exceed 2A, and the load current should not exceed 1.5A. The gate driver circuit is powered by the external bootstrap capacitor between BST and SW (C4), which is recharged each off-time from  $V_{CC}$  through the internal high voltage diode. The minimum off-time, nominally 260 ns, ensures sufficient time during each cycle to recharge the bootstrap capacitor. A 0.022  $\mu$ F ceramic capacitor is recommended for C4.

#### Soft-start

The soft-start feature allows the regulator to gradually reach a steady state operating point, thereby reducing startup stresses and current surges. At turn-on, while  $V_{CC}$  is below the under-voltage threshold (t1 in Figure 7), the SS pin is internally grounded, and  $V_{OUT}$  is held at 0V. When  $V_{CC}$  exceeds the under-voltage threshold (UVLO) an internal 11.5  $\mu$ A current source charges the external capacitor (C6) at the SS pin to 2.5V (t2 in Figure 7). The increasing SS voltage at the non-inverting input of the regulation comparator gradually increases the output voltage from zero to the desired value. The soft-start feature keeps the load inductor current from reaching the current limit threshold during start-up, thereby reducing inrush currents.

An internal switch grounds the SS pin if  $V_{CC}$  is below the under-voltage lock-out threshold, or if the circuit is shutdown using the RON/SD pin.

#### Thermal Shutdown

The LM5010A should be operated below the Maximum Operating Junction Temperature rating. If the junction temperature increases during a fault or abnormal operating condition, the internal Thermal Shutdown circuit activates typically at 175°C. The Thermal Shutdown circuit reduces power dissipation by disabling the buck switch and the on-timer. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature reduces below approximately 155°C (20°C typical hysteresis), normal operation resumes.



#### **APPLICATIONS INFORMATION**

#### **EXTERNAL COMPONENTS**

The procedure for calculating the external components is illustrated with a design example. Referring to the Block Diagram, the circuit is to be configured for the following specifications:

- V<sub>OUT</sub> = 5V
- V<sub>IN</sub> = 6V to 60V
- F<sub>S</sub> = 175 kHz
- Minimum load current = 200 mA
- Maximum load current = 1.0A
- Softstart time = 5 ms

R1 and R2: These resistors set the output voltage, and their ratio is calculated from:

$$R1/R2 = (V_{OUT}/2.5V) - 1$$
 (10)


R1/R2 calculates to 1.0. The resistors should be chosen from standard value resistors in the range of 1.0 k $\Omega$  - 10 k $\Omega$ . A value of 1.0 k $\Omega$  will be used for R1 and for R2.

 $R_{ON}$ ,  $F_{S}$ :  $R_{ON}$  can be chosen using Equation 7 to set the nominal frequency, or from Equation 6 if the on-time at a particular  $V_{IN}$  is important. A higher frequency generally means a smaller inductor and capacitors (value, size and cost), but higher switching losses. A lower frequency means a higher efficiency, but with larger components. Generally, if PC board space is tight, a higher frequency is better. The resulting on-time and frequency have a  $\pm 25\%$  tolerance. Using Equation 7 at a nominal  $V_{IN}$  of 8V,

$$R_{ON} = \frac{5V \times (8V - 1.4V)}{8V \times 175 \text{ kHz} \times 1.18 \times 10^{-10}} - 1.4 \text{ k}\Omega = 198 \text{ k}\Omega$$
(11)

A value of 200 k $\Omega$  will be used for R<sub>ON</sub>, yielding a nominal frequency of 161 kHz at V<sub>IN</sub> = 6V, and 205 kHz at V<sub>IN</sub> = 60V.

L1: The guideline for choosing the inductor value in this example is that it must keep the circuit's operation in continuous conduction mode at minimum load current. This is not a strict requirement since the LM5010A regulates correctly when in discontinuous conduction mode, although at a lower frequency. However, to provide an initial value for L1 the above guideline will be used.



**Figure 11. Inductor Current** 

To keep the circuit in continuous conduction mode, the maximum allowed ripple current is twice the minimum load current, or 400 mAp-p. Using this value of ripple current, the inductor (L1) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{OR} \times F_{S(min)} \times V_{IN(max)}}$$
(12)

where F<sub>S(min)</sub> is the minimum frequency of 154 kHz (205 kHz - 25%) at V<sub>IN(max)</sub>.

$$L1 = \frac{5V \times (60V - 5V)}{0.40A \times 154 \text{ kHz} \times 60V} = 74.4 \text{ }\mu\text{H}$$
(13)

2 Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated



This provides a minimum value for L1 - the next higher standard value (100  $\mu$ H) will be used. To prevent saturation, and possible destructive current levels, L1 must be rated for the peak current which occurs if the current limit and maximum ripple current are reached simultaneously ( $I_{PK}$  in Figure 10). The maximum ripple amplitude is calculated by re-arranging Equation 12 using  $V_{IN(max)}$ ,  $F_{S(min)}$ , and the minimum inductor value, based on the manufacturer's tolerance. Assume, for this exercise, the inductor's tolerance is  $\pm 20\%$ .

$$I_{OR(max)} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{L1_{min} \times F_{S(min)} \times V_{IN(max)}}$$
(14)

$$I_{OR(max)} = \frac{5V \times (60V - 5V)}{80 \ \mu H \times 154 \ kHz \times 60V} = 372 \ mAp-p \tag{15}$$

$$I_{PK} = I_{LIM} + I_{OR(max)} = 1.5A + 0.372A = 1.872A$$
 (16)

where  $I_{LIM}$  is the maximum current limit threshold. At the nominal maximum load current of 1.0A, the peak inductor current is 1.186A.

 $R_{CL}$ : Since it is obvious that the lower peak of the inductor current waveform does not exceed 1.0A at maximum load current (see Figure 11), it is not necessary to increase the current limit threshold. Therefore  $R_{CL}$  is not needed for this exercise. For applications where the lower peak exceeds 1.0A, see INCREASING THE CURRENT LIMIT THRESHOLD.

C1: This capacitor limits the ripple voltage at VIN resulting from the source impedance of the supply feeding this circuit, and the on/off nature of the switch current into VIN. At maximum load current, when the buck switch turns on, the current into VIN steps up from zero to the lower peak of the inductor current waveform ( $I_{PK}$ .in Figure 11), ramps up to the peak value ( $I_{PK+}$ ), then drops to zero at turn-off. The average current into VIN during this on-time is the load current. For a worst case calculation, C1 must supply this average current during the maximum on-time. The maximum on-time is calculated at  $V_{IN} = 6V$  using Equation 5, with a 25% tolerance added:

$$t_{ON(max)} = \left[ \frac{1.18 \times 10^{-10} \times (200k + 1.4k)}{6V - 1.4V} + 67 \text{ ns} \right] \times 1.25 = 6.5 \text{ } \mu\text{s}$$
(17)

The voltage at VIN should not be allowed to drop below 5.5V in order to maintain V<sub>CC</sub> above its UVLO.

$$C1 = \frac{I_0 \times t_{ON}}{\Delta V} = \frac{1.0A \times 6.5 \ \mu s}{0.5V} = 13 \ \mu F$$
 (18)

Normally a lower value can be used for C1 since the above calculation is a worst case calculation which assumes the power source has a high source impedance. A quality ceramic capacitor with a low ESR should be used for C1.

**C2 and R3:** Since the LM5010A requires a minimum of 25 mVp-p of ripple at the FB pin for proper operation, the required ripple at  $V_{OUT}$  is increased by R1 and R2, and is equal to:

$$V_{RIPPLF} = 25 \text{ mVp-p x } (R1 + R2)/R2 = 50 \text{ mVp-p}$$
 (19)

This necessary ripple voltage is created by the inductor ripple current acting on C2's ESR + R3. First, the minimum ripple current, which occurs at minimum VIN, maximum inductor value, and maximum frequency, is determined.

$$I_{OR(min)} = \frac{V_{OUT} \times (V_{IN(min)} - V_{OUT})}{L1_{max} \times F_{S(max)} \times V_{IN(min)}}$$

$$= \frac{5V \times (6V - 5V)}{120 \text{ } \mu\text{H} \times 201 \text{ kHz} \times 6V} = 34.5 \text{ mAp-p}$$
(20)

The minimum ESR for C2 is then equal to:

$$ESR_{(min)} = \frac{50 \text{ mV}}{34.5 \text{ mA}} = 1.45\Omega$$
 (21)



If the capacitor used for C2 does not have sufficient ESR, R3 is added in series as shown in the Block Diagram. The value chosen for C2 is application dependent, and it is recommended that it be no smaller than 3.3  $\mu$ F. C2 affects the ripple at V<sub>OUT</sub>, and transient response. Experimentation is usually necessary to determine the optimum value for C2.

C3: The capacitor at the VCC pin provides noise filtering and stability, prevents false triggering of the  $V_{CC}$  UVLO at the buck switch on/off transitions, and limits the peak voltage at  $V_{CC}$  when a high voltage with a short rise time is initially applied at  $V_{IN}$ . C3 should be no smaller than 0.47  $\mu$ F, and should be a good quality, low ESR, ceramic capacitor, physically close to the IC pins.

**C4:** The recommended value for C4 is 0.022 μF. A high quality ceramic capacitor with low ESR is recommended as C4 supplies the surge current to charge the buck switch gate at each turn-on. A low ESR also ensures a complete recharge during each off-time.

**C5:** This capacitor suppresses transients and ringing due to lead inductance at VIN. A low ESR, 0.1 μF ceramic chip capacitor is recommended, located physically close to the LM5010A.

**C6:** The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The capacitor value is determined from the following:

$$C6 = \frac{t_{SS} \times 11.5 \,\mu\text{A}}{2.5\text{V}} \tag{22}$$

For a 5 ms softstart time, C6 calculates to 0.022 µF.

**D1:** A Schottky diode is recommended. Ultra-fast recovery diodes are not recommended as the high speed transitions at the SW pin may inadvertently affect the IC's operation through external or internal EMI. The diode should be rated for the maximum  $V_{IN}$  (60V), the maximum load current (1A), and the peak current which occurs when current limit and maximum ripple current are reached simultaneously ( $I_{PK}$  in Figure 10), previously calculated to be 1.87A. The diode's forward voltage drop affects efficiency due to the power dissipated during the off-time. The average power dissipation in D1 is calculated from:

$$P_{D1} = V_F \times I_O \times (1 - D)$$
 (23)

where I<sub>D</sub> is the load current, and D is the duty cycle.

#### **FINAL CIRCUIT**

The final circuit is shown in Figure 12, and its performance is shown in Figure 13 and Figure 14. Current limit measured approximately 1.3A.





Figure 12. Example Circuit



#### Table 2. Bill of Materials

Item	Description	Value
C1	Ceramic Capacitor	(2) 2.2 μF, 100V
C2	Ceramic Capacitor	22 μF, 16V
C3	Ceramic Capacitor	0.47 μF, 16V
C4, C6	Ceramic Capacitor	0.022 μF, 16V
C5	Ceramic Capacitor	0.1 μF, 100V
D1	Schottky Diode	100V, 6A
L1	Inductor	100 μH
R1	Resistor	1.0 kΩ
R2	Resistor	1.0 kΩ
R3	Resistor	1.5 Ω
R <sub>ON</sub>	Resistor	200 kΩ
U1	LM5010A	



250 200 200 150 Load Curent = 500 mA 50 0 6 20 40 60 V<sub>IN</sub> (V)

Figure 13. Efficiency vs Load Current and V<sub>IN</sub>
Circuit of Figure 12

Figure 14. Frequency vs V<sub>IN</sub> Circuit of Figure 12

#### MINIMUM LOAD CURRENT

The LM5010A requires a minimum load current of 500  $\mu$ A. If the load current falls below that level, the bootstrap capacitor (C4) may discharge during the long off-time, and the circuit will either shutdown, or cycle on and off at a low frequency. If the load current is expected to drop below 500  $\mu$ A in the application, R1 and R2 should be chosen low enough in value so they provide the minimum required current at nominal  $V_{OUT}$ .

#### LOW OUTPUT RIPPLE CONFIGURATIONS

For applications where low output voltage ripple is required the output can be taken directly from the low ESR output capacitor (C2) as shown in Figure 15. However, R3 slightly degrades the load regulation. The specific component values, and the application determine if this is suitable.






Figure 15. Low Ripple Output

Where the circuit of Figure 15 is not suitable, the circuits of Figure 16 or Figure 17 can be used.




Figure 16. Low Output Ripple Using a Feed-Forward Capacitor

In Figure 16, Cff is added across R1 to AC-couple the ripple at  $V_{OUT}$  directly to the FB pin. This allows the ripple at  $V_{OUT}$  to be reduced, in some cases considerably, by reducing R3. In the circuit of Figure 12, the ripple at  $V_{OUT}$  ranged from 50 mVp-p at  $V_{IN}$  = 6V to 320 mVp-p at  $V_{IN}$  = 60V. By adding a 1000 pF capacitor at Cff and reducing R3 to  $0.75\Omega$ , the  $V_{OUT}$  ripple was reduced by 50%, ranging from 25 mVp-p to 160 mVp-p.




Figure 17. Low Output Ripple Using Ripple Injection

To reduce  $V_{OUT}$  ripple further, the circuit of Figure 17 can be used. R3 has been removed, and the output ripple amplitude is determined by C2's ESR and the inductor ripple current. RA and CA are chosen to generate a 40-50 mVp-p sawtooth at their junction, and that voltage is AC-coupled to the FB pin via CB. In selecting RA and CA,  $V_{OUT}$  is considered a virtual ground as the SW pin switches between  $V_{IN}$  and -1V. Since the on-time at SW varies inversely with  $V_{IN}$ , the waveform amplitude at the RA/CA junction is relatively constant. R1 and R2 must typically be increased to more than 10k each to not significantly attenuate the signal provided to FB through CB. Typical values for the additional components are RA = 200k, CA = 680 pF, and CB = 0.01 µF.

#### INCREASING THE CURRENT LIMIT THRESHOLD

The current limit threshold is nominally 1.25A, with a minimum value of 1.0A. If, at maximum load current, the lower peak of the inductor current ( $I_{PK}$ .in Figure 11) exceeds 1.0A, resistor  $R_{CL}$  must be added between  $S_{GND}$  and  $I_{SEN}$  to increase the current limit threshold to equal or exceed that lower peak current. This resistor diverts some of the recirculating current from the internal sense resistor so that a higher current level is needed to switch the internal current limit comparator.  $I_{PK}$ .is calculated from:



$$I_{PK-} = I_{O(max)} - \frac{I_{OR(min)}}{2}$$
 (24)

where  $I_{O(max)}$  is the maximum load current, and  $I_{OR(min)}$  is the minimum ripple current calculated using Equation 20.  $R_{CL}$  is calculated from:

$$R_{CL} = \frac{1.0A \times 0.11\Omega}{I_{PK-} - 1.0A}$$
 (25)

where  $0.11\Omega$  is the minimum value of the internal resistance from SGND to ISEN. The next smaller standard value resistor should be used for  $R_{CL}$ . With the addition of  $R_{CL}$ , and when the circuit is in current limit, the upper peak current out of the SW pin ( $I_{PK}$  in Figure 10) can be as high as:

$$I_{PK} = \frac{1.5A \times (150 \text{ m}\Omega + R_{CL})}{R_{CL}} + I_{OR(MAX)}$$
(26)

where  $I_{OR(max)}$  is calculated using Equation 14. The inductor L1 and diode D1 must be rated for this current. If  $I_{PK}$  exceeds 2A , the inductor value must be increased to reduce the ripple amplitude. This will necessitate recalculation of  $I_{OR(min)}$ ,  $I_{PK-}$ , and  $R_{CL}$ .

Increasing the circuit's current limit will increase power dissipation and the junction temperature within the LM5010A. See PC BOARD LAYOUT AND THERMAL CONSIDERATIONS for guidelines on this issue.

#### PC BOARD LAYOUT AND THERMAL CONSIDERATIONS

The LM5010A regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all the components must be as close as possible to their associated pins. The two major current loops have currents which switch very fast, and so the loops should be as small as possible to minimize conducted and radiated EMI. The first loop is that formed by C1, through the VIN to SW pins, L1, C2, and back to C1. The second loop is that formed by D1, L1, C2, and the SGND and ISEN pins. The ground connection from C2 to C1 should be as short and direct as possible, preferably without going through vias. Directly connect the SGND and RTN pin to each other, and they should be connected as directly as possible to the C1/C2 ground line without going through vias. The power dissipation within the IC can be approximated by determining the total conversion loss (P<sub>IN</sub> - P<sub>OUT</sub>), and then subtracting the power losses in the free-wheeling diode and the inductor. The power loss in the diode is approximately:

$$P_{D1} = I_O \times V_F \times (1-D)$$
 (27)

where  $I_O$  is the load current,  $V_F$  is the diode's forward voltage drop, and D is the duty cycle. The power loss in the inductor is approximately:

$$P_{11} = I_0^2 \times R_1 \times 1.1 \tag{28}$$

where R<sub>L</sub> is the inductor's DC resistance, and the 1.1 factor is an approximation for the AC losses. If it is expected that the internal dissipation of the LM5010A will produce high junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the IC package bottom should be soldered to a ground plane, and that plane should both extend from beneath the IC, and be connected to exposed ground plane on the board's other side using as many vias as possible. The exposed pad is internally connected to the IC substrate. The use of wide PC board traces at the pins, where possible, can help conduct heat away from the IC. The four No Connect pins on the HTSSOP package are not electrically connected to any part of the IC, and may be connected to ground plane to help dissipate heat from the package. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.



## **REVISION HISTORY**

Changes from Revision D (February 2013) to Revision E				
•	Changed layout of National Data Sheet to TI format		17	





14-Feb-2014

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5010AMH/NOPB	ACTIVE	HTSSOP	PWP	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AMHE/NOPB	ACTIVE	HTSSOP	PWP	14	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AMHX	NRND	HTSSOP	PWP	14	2500	TBD	Call TI	Call TI	-40 to 150	L5010 AMH	
LM5010AMHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L5010 AMH	Samples
LM5010AQ0MH/NOPB	ACTIVE	HTSSOP	PWP	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L5010A Q0MH	Samples
LM5010AQ0MHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L5010A Q0MH	Samples
LM5010AQ1MH/NOPB	ACTIVE	HTSSOP	PWP	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L5010A Q1MH	Samples
LM5010AQ1MHX/NOPB	ACTIVE	HTSSOP	PWP	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L5010A Q1MH	Samples
LM5010ASD	NRND	WSON	DPR	10	1000	TBD	Call TI	Call TI	-40 to 150	L00065B	
LM5010ASD/NOPB	ACTIVE	WSON	DPR	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L00065B	Samples
LM5010ASDX/NOPB	ACTIVE	WSON	DPR	10	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 150	L00065B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

## PACKAGE OPTION ADDENDUM



14-Feb-2014

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM5010A, LM5010A-Q1:

Catalog: LM5010A

Automotive: LM5010A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 9-Nov-2013


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5010AMHE/NOPB	HTSSOP	PWP	14	250	178.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM5010AMHX	HTSSOP	PWP	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM5010AQ0MHX/NOPB	HTSSOP	PWP	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM5010AQ1MHX/NOPB	HTSSOP	PWP	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LM5010ASD	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5010ASD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5010ASDX/NOPB	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 9-Nov-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5010AMHE/NOPB	HTSSOP	PWP	14	250	210.0	185.0	35.0
LM5010AMHX	HTSSOP	PWP	14	2500	367.0	367.0	35.0
LM5010AQ0MHX/NOPB	HTSSOP	PWP	14	2500	367.0	367.0	35.0
LM5010AQ1MHX/NOPB	HTSSOP	PWP	14	2500	367.0	367.0	35.0
LM5010ASD	WSON	DPR	10	1000	210.0	185.0	35.0
LM5010ASD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5010ASDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0



# DPR (S-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters

# DPR (S-PWSON-N10)


# PLASTIC SMALL OUTLINE NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.







#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Texas Instruments:**

LM5010AMH/NOPB LM5010AMHE/NOPB LM5010AMHX LM5010AMHX/NOPB LM5010AQ0MH/NOPB LM5010AQ0MHX/NOPB LM5010AQ1MH/NOPB LM5010AQ1MHX/NOPB LM5010ASDX/NOPB LM5010ASDX/NOPB