

# 300-mA 40-V LOW-DROPOUT REGULATOR WITH 25-µA QUIESCENT CURRENT

Check for Samples: TPS7A6533-Q1, TPS7A6550-Q1

### **FEATURES**

- Low Dropout Voltage
  - 300 mV at I<sub>OUT</sub> = 150 mA
- 4-V to 40-V Wide Input Voltage Range With up to 45-V Transients
- 300-mA Maximum Output Current
- 25-µA (Typ) Ultralow Quiescent Current at Light Loads
- 3.3-V and 5-V Fixed Output Voltage With ±2% Tolerance
- Low-ESR Ceramic Output Stability Capacitor
- Integrated Fault Protection
  - Short-Circuit and Overcurrent Protection
  - Thermal Shutdown
- Low Input-Voltage Tracking
- Thermally Enhanced Power Package
  - 3-Pin TO-252 (KVU /DPAK)

#### **APPLICATIONS**

- Qualified for Automotive Applications
- Infotainment Systems With Sleep Mode
- Body Control Modules
- Always-On Battery Applications
  - Gateway Applications
  - Remote Keyless Entry Systems
  - Immobilizers

### **DESCRIPTION**

The TPS7A65xx-Q1 is a family of low-dropout linear voltage regulators designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications. These devices feature integrated overcurrent protection and a design to achieve stable operation even with low-ESR ceramic output capacitors. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold crank conditions. Because of these features, these devices are well-suited in power supplies for various automotive applications.

#### TYPICAL REGULATOR STABILITY




Figure 1. ESR versus Load Current for TPS7A6550-Q1

#### TYPICAL APPLICATION SCHEMATIC




Figure 2. Application Schematic



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

OUTPUT VOLTAGE	PACKAGE		TOP-SIDE MARKING	ORDERABLE PART NUMBER
E V	2 nin 1/1/11	Tube of 70	7A6550Q1	TPS7A6550QKVUQ1
5 V	3-pin KVU	Reel of 2500	7A6550Q1	TPS7A6550QKVURQ1
3.3 V	3-pin KVU	Reel of 2500	7A6533Q1	TPS7A6533QKVURQ1

<sup>(1)</sup> For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

NO.		DESCRIPTION	VALUE	UNIT
1.1	V <sub>IN</sub>	Unregulated input <sup>(2)(3)</sup>	45	V
1.2	V <sub>OUT</sub>	Regulated output	7	V
1.3	$\theta_{JP}$	Thermal impedance junction to exposed pad KVU (DPAK) package	1.2	°C/W
1.4	$\theta_{JA}$	Thermal impedance junction to ambient KVU (DPAK) package <sup>(4)</sup>	29.3	°C/W
1.5	$\theta_{JA}$	Thermal impedance junction to ambient KVU (DPAK) package (5)	38.6	°C/W
1.6	ESD	Electrostatic discharge (6)	2	kV
1.7	T <sub>A</sub>	Operating ambient temperature	125	°C
1.8	T <sub>stg</sub>	Storage temperature range	-65 to 150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND.
- (2) Absolute negative voltage on these pins not to go below -0.3 V.
- (3) Absolute maximum voltage for duration less than 480 ms.
- (4) The thermal data is based on JEDEC standard high-K profile JESD 51-5. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.
- (5) The thermal data is based on JEDEC standard low-K profile JESD 51-3. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.
- (6) The human-body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

#### **DISSIPATION RATINGS**

NO.	JEDEC STANDARD	PACKAGE	T <sub>A</sub> < 25°C POWER RATING (W)	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C (°C/W)	T <sub>A</sub> = 85°C POWER RATING (W)
2.1	JEDEC Standard PCB - low K, JESD 51-3	3 pin KVU	3.24	38.6	1.68
2.2	JEDEC Standard PCB - high K, JESD 51-5	3 pin KVU	4.27	29.3	2.22

#### RECOMMENDED OPERATING CONDITIONS

NO.	DESCRIPTION	MIN	MAX	UNIT
3.1	V <sub>IN</sub> Unregulated input voltage	4	40	V
3.2	T <sub>J</sub> Operating junction temperature range	-40	150	°C

Submit Documentation Feedback

Copyright © 2010–2012, Texas Instruments Incorporated



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 14V,  $T_J$  = -40°C to 150°C (unless otherwise noted)


NO.		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4. Inpu	t Voltage (VIN	pin)					
4.1 V <sub>IN</sub> Input voltage		Lanceteraltana	Fixed 5-V output, I <sub>OUT</sub> = 1 mA	5.3		40	V
4.1	114		Fixed 3.3-V output, I <sub>OUT</sub> = 1 mA	3.6		40	V
4.2	I <sub>QUIESCENT</sub>	Quiescent current	V <sub>IN</sub> = 8.2 V to 18 V, I <sub>OUT</sub> = 0.01 mA to 0.75 mA		25	40	μA
4.3	V <sub>IN-UVLO</sub>	Undervoltage lockout voltage	Ramp V <sub>IN</sub> down until output is turned OFF		3.16		V
4.4	V <sub>IN(POWERUP)</sub>	Power-up voltage	Ramp V <sub>IN</sub> up until output is turned ON		3.45		V
5. Reg	ulated Output \	Voltage (VOUT pin)				•	
5.1	V <sub>OUT</sub>	Regulated output voltage	Fixed $V_{OUT}$ value (3.3 V or 5 V as applicable), $I_{OUT}$ = 10 mA, 10 mA to 300 mA, $V_{IN}$ = $V_{OUT}$ + 1 V to 16 V	-2%		2%	
<b>5</b> 0	437	Line resulation	$V_{IN} = 6 \text{ V to } 28 \text{ V}, I_{OUT} = 10 \text{ mA}, V_{OUT} = 5 \text{ V}$			15	mV
5.2	$\Delta V_{LINE-REG}$	Line regulation	V <sub>IN</sub> = 6 V to 28 V, I <sub>OUT</sub> = 10 mA, V <sub>OUT</sub> = 3.3 V			20	mV
<b>5</b> 0		Land armidation	I <sub>OUT</sub> = 10 mA to 300 mA, V <sub>IN</sub> = 14 V, V <sub>OUT</sub> = 5 V			25	mV
5.3	$\Delta V_{LOAD\text{-REG}}$	Load regulation	I <sub>OUT</sub> = 10 mA to 300 mA,V <sub>IN</sub> = 14 V, V <sub>OUT</sub> = 3.3 V			35	mV
- A	V (1)	Dropout voltage	I <sub>OUT</sub> = 250 mA			500	mV
5.4	V <sub>DROPOUT</sub> <sup>(1)</sup>	(V <sub>IN</sub> – V <sub>OUT</sub> )	I <sub>OUT</sub> = 150 mA			300	mV
5.5	R <sub>SW</sub> <sup>(2)</sup>	Switch resistance	VIN to VOUT resistance			2	Ω
5.6	I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		300	mA
5.7	I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V (VOUT pin is shorted to ground)	350		1000	mA
5.8	PSRR <sup>(2)</sup>	Power-supply ripple	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 300 mA, frequency = 100 Hz, $V_{\text{OUT}}$ = 5 V, and $V_{\text{OUT}}$ = 3.3 V		60		dB
5.6	FSKKY	rejection	$\begin{aligned} &V_{\text{IN-RIPPLE}} = 0.5 \text{ Vpp, I}_{\text{OUT}} = 300 \text{ mA,} \\ &\text{frequency} = 150 \text{ kHz, V}_{\text{OUT}} = 5 \text{ V, and} \\ &V_{\text{OUT}} = 3.3 \text{ V} \end{aligned}$		30		иБ
6. Ope	rating Tempera	ature Range					
6.1	TJ	Operating junction temperature		-40		150	°C
6.2	T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			165		°C
6.3	T <sub>HYST</sub>	Thermal shutdown hysteresis			10		°C

<sup>(1)</sup> This test is done with  $V_{OUT}$  in regulation and  $V_{IN} - V_{OUT}$  parameter is measured when  $V_{OUT}$  (3.3 V or 5 V) drops by 100 mV at specified loads.

<sup>(2)</sup> Specified by design - not tested



#### **DEVICE INFORMATION**



## **TERMINAL FUNCTIONS**

NO.	NAME	TYPE	DESCRIPTION
1	VIN	I	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor is connected between VIN pin and GND pin to dampen input line transients.
2	GND	I/O	Ground pin: This is signal ground pin of the IC.
3	VOUT	0	Regulated output voltage pin: This is a regulated voltage output ( $V_{OUT} = 3.3 \text{ V}$ or 5 V, as applicable) pin with a limitation on maximum output current. In order to achieve stable operation and prevent oscillation, an external output capacitor ( $C_{OUT}$ ) with low ESR is connected between this pin and the GND pin.

#### **FUNCTIONAL BLOCK DIAGRAM**






Figure 3. TPS7A65xx-Q1 Functional Block Diagram





(1) Dropout voltage is measured when the output voltage drops by 100mV from the regulated output voltage level. (For example, the drop out voltage for TPS7A6550 is measured when the output voltage drops down to 4.9V from 5V.)





0

50

T<sub>A</sub> (°C)

50

TA (°C)

100

150

-50

150


-50


0

100



# **TYPICAL CHARACTERISTICS (continued)**





# TEXAS INSTRUMENTS

#### DETAILED DESCRIPTION

TPS7A65xx-Q1 is a family of monolithic low-dropout linear voltage regulators designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications. Because of an integrated fault protection, these devices are well-suited in power supplies for various automotive applications.

These devices are available in two fixed-outputvoltage versions as follows:

- 5-V output version (TPS7A6550-Q1)
- 3.3-V output version (TPS7A6533-Q1)

The following section describes the features of TPS7A65xx-Q1 voltage regulators in detail.

#### **Power Up**

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold  $(V_{IN(POWERUP)})$  level, the output voltage begins to ramp up; see Figure 4.




Figure 4. Power-Up Sequence

# **Charge-Pump Operation**

These devices have an internal charge pump which turns on or off depending on the input voltage and the output current. The charge pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input

voltages. The charge-pump switching thresholds are hysteretic. Figure 5 and Figure 6 show typical switching thresholds for the charge pump at light ( $I_{OUT}$  < approximately 2 mA) and heavy ( $I_{OUT}$  > approximately 2 mA) loads, respectively.




Figure 5. Charge-Pump Operation at Light Loads




Figure 6. Charge-Pump Operation at Heavy Loads

# **Low-Power Mode**

At light loads and high input voltages ( $V_{IN}$  > approximately 8 V such that charge pump is off) the device operates in the low-power mode and the quiescent current consumption decreases to 25  $\mu$ A (typical) as shown in Table 1.

**Table 1. Typical Quiescent Current Consumption** 

I <sub>OUT</sub>	Charge Pump ON	Charge Pump OFF
I <sub>OUT</sub> < approximately 2 mA (light load)	250 μΑ	25 μA (low-power mode)
I <sub>OUT</sub> > approximately 2 mA (heavy load)	280 μΑ	70 μA



### **Undervoltage Shutdown**

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage ( $V_{IN}$ ) falls below an internally fixed UVLO threshold level ( $V_{IN-UVLO}$ ) as shown in Figure 7. This ensures that the regulator does not latch into an unknown state during low input-voltage conditions. The regulator normally powers up when the input voltage exceeds the  $V_{IN(POWERUP)}$  threshold.

## **Low-Voltage Tracking**

At low input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a voltage based on the load current ( $I_{OUT}$ ) and switch resistance ( $R_{SW}$ ) as shown in Figure 7. This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold crank conditions.




Figure 7. Undervoltage Shutdown and Low-Voltage Tracking

#### **Integrated Fault Protection**

These devices feature integrated fault protection to make them ideal for use in automotive applications. In order to keep them in a safe area of operation during certain fault conditions, they use internal current-limit protection and current-limit foldback to limit the maximum output current. This protects them from excessive power dissipation. For example, during a short-circuit condition on the output; limiting current through the pass element to  $I_{\rm CL}$  protects the device from excessive power dissipation.

#### **Thermal Shutdown**

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point, the output turns on again. Figure 8 shows this.




Figure 8. Thermal Cycling Waveform for TPS7A6550-Q1 ( $V_{IN}$  = 24 V,  $I_{OUT}$  = 300 mA,  $V_{OUT}$  = 5 V)



#### APPLICATION INFORMATION

A typical application circuit for TPS7A65xx-Q1 is Figure 9. Depending on the end application, one may use different values of external components. An application may require a larger output capacitor during fast load steps to prevent the output from temporarily dropping down. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R. The user can additionally connect a bypass capacitor at the output to decouple high-frequency noise as per the end application.




Figure 9. Typical Application Schematic

# Power Dissipation and Thermal Considerations

Calculate the power dissipated in the device using Equation 1.

$$P_{D} = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$
where,

P<sub>D</sub> = continuous power dissipation

I<sub>OUT</sub> = output current

V<sub>IN</sub> = input voltage

 $V_{OUT}$  = output voltage

I<sub>QUIESCENT</sub> = quiescent current

 $I_{QUIESCENT} << I_{OUT};$  therefore, ignore the term  $I_{QUIESCENT} \times V_{IN}$  in Equation 1.

For a device under operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$  using Equation 2.

$$T_{J} = T_{A} + (\theta_{JA} \times P_{D}) \tag{2}$$

where,

 $\theta_{JA}$  = junction-to-ambient air thermal impedance

Calculate the rise in junction temperature due to power dissipation using Equation 3.

$$\Delta T = T_J - T_A = (\theta_{JA} \times P_D) \tag{3}$$

For a given maximum junction temperature ( $T_{J-Max}$ ), calculate the maximum ambient air temperature ( $T_{A-Max}$ ) at which the device can operate using Equation 4.

$$T_{A-Max} = T_{J-Max} - (\theta_{JA} \times P_{D})$$
 (4)

#### **Example**

If  $I_{OUT} = 100$  mA,  $V_{OUT} = 5$  V,  $V_{IN} = 14$  V,  $I_{QUIESCENT} = 250$   $\mu A$  and  $\theta_{JA} = 30^{\circ} \text{C/W}$ , the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, TI recommends soldering the power pad (exposed heat sink) to the thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Figure 10 shows power derating curves for the TPS7A65xx-Q1 family of devices in the KVU (DPAK) package.




Figure 10. Power Derating Curves

For optimum thermal performance, TI recommends using a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad. Figure 11 (a) and (b) show this. Further, a design can improve the heat-spreading capabilities of a PCB considerably by using a thicker ground plane and a thermal land pad with a larger surface area.






Figure 11. Using a Multilayer PCB and Thermal Vias For Adequate Heat Dissipation

Keeping other factors constant, the surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 12 shows the variation of  $\theta_{JA}$  with surface area of the thermal land pad (soldered to the exposed pad) for the KVU package.




Figure 12.  $\theta_{JA}$  versus Thermal Pad Area



# **REVISION HISTORY**

Changes from Original (May 2010) to Revision A	Page
Removed all KKT information.	2
Changes from Revision A (November 2011) to Revision B	Page
• Changed the θ <sub>JP</sub> value in the Abs Max Table From: 12.7 To: 1.2°C/W	2
Changes from Revision B (November 2011) to Revision C	Page
Deleted the TPS7A6533-Q1 device	1
<ul> <li>Changed the Regulated Output Voltage (5.1). Added to Test Conditions "10mA to 300mA</li> </ul>	$V_{IN} = V_{OUT} + 1V \text{ to } 16V''$ 3



# PACKAGE OPTION ADDENDUM

21-May-2013

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6533QKVURQ1	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6533Q1	Samples
TPS7A6550QKVURQ1	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6550Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-May-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6533QKVURQ1	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6550QKVURQ1	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2

www.ti.com 29-May-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6533QKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0
TPS7A6550QKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- The center lead is in electrical contact with the exposed thermal tab.
- D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
- E. Falls within JEDEC TO-252 variation AA.



# KVU (R-PSFM-G3)

# PLASTIC FLANGE MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Texas Instruments:** 

TPS7A6533QKVURQ1 TPS7A6550QKVURQ1