



## LOW-VOLTAGE SYNCHRONOUS BUCK CONTROLLER

#### **FEATURES**

- VOUT Resistor Programmable Down to 0.9 V
- 3.3-V or 5.0-V Input Supply
- 1% DC Accuracy
- High Efficiency Synchronous Switching
- Drives P-Channel (High Side) and N-Channel (Low Side) MOSFETs
- Lossless Programmable Current Limit
- Logic Compatible Shutdown

#### **APPLICATIONS**


- Local Microprocessor Core Voltage Power Supplies for Desktop and Notebook Computers
- DSP Core or I/O Powering
- High-Speed GTL Bus Regulation

#### DESCRIPTION

The UCC3585 synchronous buck controller provides flexible high efficiency power conversion for output voltages as low as 0.9 V with ensured ±1% dc accuracy. With an input voltage range of 3.0 V to 5.5 V, it is the ideal choice for 3.3 V only, 5.0 V only, or other low voltage systems. The fixed frequency oscillator is capable of providing practical PWM operation to 500 kHz.

The UCC3585 drives a complementary pair of power MOSFET transistors. A P-channel on the high side, and an N-channel on the low side step down the input voltage at up to 90% efficiency.

A programmable two-level current limiting function is provided by sensing the voltage drop across the high side P-channel MOSFET. This circuit can be configured to provide pulse-by-pulse limiting, timed shutdown after seven consecutive faults, or latch-off after fault detection, allowing maximum application flexibility. The current limit threshold can be programmed over a wide range with a single resistor.





## description (continued)


The UCC3585 also includes undervoltage lockout, a logic controlled enable, and softstart functions. The UCC3585 is offered in the 16-pin surface mount and through-hole packages.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†‡

Analog pins	
Minimum and maximum forced voltage (reference to GND)	
Digital pins	
Minimum and maximum forced voltage (reference to GND)	
Power driver output pins	
Maximum forced current	
Operating junction temperature, T <sub>J</sub>	–55°C to 125°C
Storage temperature, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# N, D and M PACKAGES (TOP VIEW)



#### **AVAILABLE OPTIONS**

т.	PACKAGED DEVICES									
TA	DIL (N)	SOIC (D)	QSOP (M)							
-40°C to 85°C	UCC2585N	UCC2585D	UCC2585M							
0°C to 85°C	UCC3585N	UCC3585D	UCC3585M							

The M and D packages are available taped and reeled. Add an R suffix to the device type (e.g., UCC3585DR).

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
N	1.1 W 11 mW/°C		610 mW	440 mW
D	830 mW	8.3 mW/°C	450 mW	330 mW
M	580 mW	5.8 mW/°C	320 mW	230 mW



<sup>‡</sup> Unless otherwise noted, voltages are reference to ground and currents are positive into, negative out of, the specified terminals. Pulsed is defined as a less than 10% duty cycle with a maximum duration of 500 ns.

electrical characteristics, these specifications hold for  $T_A$  = 0°C to 85°C for the UCC3585 and  $T_A$  = -40°C to 85°C for the UCC2585,  $T_A$  =  $T_{J_1}$   $V_{IN}$  = 3.3 V,  $V_{ENB}$ ,  $V_{ISENSE}$  =  $V_{IN}$ ,  $V_{FB}$  = 0.9 V,  $V_{COMP}$  = 1.5 V,  $C_T$  = 330 pF,  $R_{ISET}$  = 100 k $\Omega$ ,  $R_{CLSET}$  = 10 k $\Omega$ , (unless otherwise noted)

## input supply

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply current – total (active)			2.3	3.5	mA
Supply current – shutdown	ENB = 0 V		10	25	μА
VIN turnon threshold (UVLO)		1.60	1.95	2.20	V
VIN turnon hysteresis			110	200	mV

## voltage amplifier

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	$V_{IN} = 3.0 \text{ V to } 3.6 \text{ V},  T_A = 25^{\circ}\text{C},  \text{See Note 1}$	0.891	0.9	0.909	
Input voltage (internal reference)	$V_{IN}$ = 3.0 V to 3.6 V, $T_A$ = 0°C to 85°C, See Note 1	0.889	0.9	0.911	V
	$V_{IN}$ = 3.0 V to 3.6 V, $T_A$ = -40°C to 85°C, See Note 1	0.886	0.9	0.914	
Open loop gain	COMP = 0.5 V to 2.5 V	60	80		dB
Output voltage high	$I_{COMP} = -50 \mu A$	2.80	2.95		.,
Output voltage low	I <sub>COMP</sub> = 50 μA		0.10	0.25	V
Output source current		-175	-300		μΑ
Output sink current		2.0	3.0		mA

NOTE: 1. Measured on COMP with the error amplifier in a unity gain (voltage follower) configuration.

## oscillator/PWM

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNITS
	VIN = 3.3 V		345	420	475	kHz
Initial accuracy	VIN = 5.0 V		345	425	485	kHz
0.7	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$		1.8	2.1	2.3	
CT ramp peak-to-valley	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		1.7	2.1	2.3	
CT ramp peak				2.5	2.8	V
O.T	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	0.3	0.4		]	
CT ramp valley voltage	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	0.27	0.40			
PWM maximum duty cycle	COMP = 2.8 V,	Measured on PDRV	100			%
PWM delay to outputs	COMP = 2.5 V			85	140	ns
Enable high threshold	Measured on ENB,	See Note 3		2.8		,,
Enable low threshold	Measured on ENB			0.5		V
	SS = 0 V,	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	9.0	13.5	16.0	
Softstart charge current	SS = 0 V,	$T_A = -40^{\circ}C$ to $85^{\circ}C$	9.0	13.5	19.0	μА

NOTE: 3. Enable high threshold =  $(V_{\mbox{\footnotesize{IN}}} - 0.5)$ .



electrical characteristics, these specifications hold for  $T_A = 0^{\circ}C$  to 85°C for the UCC3585 and  $T_A = -40^{\circ}C$  to 85°C for the UCC2585,  $T_A = T_{J_1}$ ,  $V_{IN} = 3.3$  V,  $V_{ENB}$ ,  $V_{ISENSE} = V_{IN}$ ,  $V_{FB} = 0.9$  V,  $V_{COMP} = 1.5$  V,  $C_T = 330$  pF,  $R_{ISET} = 100$  k $\Omega$ ,  $R_{CLSET} = 10$  k $\Omega$ , (unless otherwise noted)

## current limit

PARAMETER	TE	TEST CONDITIONS				UNITS
Comparator offset voltage			-25	0	25	mV
	$V_{IN} = 3.3 V,$	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	10.0	11.5	14.0	
CLSET current	$V_{IN} = 5 V$	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	11.0	12.5	15.0	
	$V_{IN} = 3.3 V,$	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	9.0	11.5	14.0	
	V <sub>IN</sub> = 5 V,	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	9.5	12.5	15.0	μΑ
OD stall source of	SD = 2 V,	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	8.5	11.0	13.5	
SD sink current	SD = 2 V,	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	7.5	11.0	13.5	
SD source current	SD = 2 V		0.7	1.1		mA
Restart threshold	Measured on SD		0.40	0.55	0.70	V

## output driver

PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNITS
Dellar resistance (DDD)/	-50 mA (source),	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	4.5	6.0	9.0	
Pullup resistance (PDRV)	-50 mA (source),	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	3.5	6.0	9.0	
D. II.I	50 mA (sink),	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	6.0	9.0	16.5	
Pulldown resistance (PDRV)	50 mA (sink),	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	4.0	9.0	16.5	
	-50 mA (source),	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	4.5	6.0	9.0	Ω
Pullup resistance (NDRV)	-50 mA (source),	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	3	6	9	
2 11 4 4 12 2 1	100 mA (sink),	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$	2.0	3.0	4.5	
Pulldown resistance (NDRV)	50 mA (sink),	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	1.5	3.0	4.5	
Deadtime delay (PDRV high to NDRV high)	See Note 2		150	215	250	
Deadtime delay (NDRV low to PDRV low)	See Note 2		70	125	175	ns

NOTE: 1. Measured on COMP with the error amplifier in a unity gain (voltage follower) configuration.

NOTE: 2. 50% point of PDRV rise to NDRV rise and 50% point of NDRV fall to PDRV fall.

NOTE: 3. Enable high threshold =  $(V_{IN} - 0.5)$ .

## pin descriptions

**CLSET:** CLSET is used to program the pulse-by-pulse and overcurrent shutdown levels for the UCC3585. A resistor connected between CLSET and VIN sets the over-current threshold. The over-current threshold follows the following relationship:

$$\textbf{I}_{CL} = \frac{\frac{1.25}{R_{ISET}} \times R_{CLSET}}{R_{DS(on)}}$$

**COMP:** Output of the voltage error amplifier. Loop compensation components are connected between COMP and VFB.

## pin descriptions

**CT:** A high quality ceramic capacitor connected between this pin and ground sets the PWM oscillator frequency by the following relationship:

$$f = \frac{1}{\left(7000 \times C_{T}\right)}$$

The oscillator is capable of reliable operation up to 500 kHz.

**ENB:** A logical 1 ( $V_{IN}$  – 0.5 V) on this input will activate the output drivers. A logical zero (0.5 V) will prevent switching of the output drivers. Do not allow ENB to remain between these levels steady state.

GND: Reference level for the IC. All voltages and currents are with respect to GND.

**ISENSE**: ISENSE monitors the voltage dropped across the high side P-channel MOSFET switch while it is conducting. This information is used to detect overcurrent conditions by the current limit circuitry.

**ISET:** A resistor is connected between ISET and ground to program a precision bias for many of the UCC3585 circuit blocks. This resistor should be 100 k $\Omega$  with a maximum tolerance of 5%. 1.25 V is provided to ISET via a buffered version of the internal bandgap voltage reference. The resulting current, 1.25 V / R<sub>ISET</sub>, is mirrored directly over to CLSET to program the overcurrent threshold.

**NDRV:** High current driver output for the low side N-channel MOSFET switch.

**PDRV:** High current driver output for the high side P-channel MOSFET switch.

**PWRGND:** High current return path for the MOSFET drivers. PWRGND and GND should be terminated together as close as possible to the device package.

**SD:** This pin can configure current limit to operate in any one of three different ways.

- 1. A forced voltage of less than 250 mV on SD inhibits the shutdown function causing pulse by pulse limiting.
- 2. A capacitor from SD to GND provides a controller-converter shutdown timeout after seven consecutive overcurrent signals are received by the current limit circuitry. An internal 11-μA (typ) current sink discharges the SD capacitor to the 0.55-V (typ) restart threshold. The shutdown time is given by:

$$t_{SHUT} = \frac{\left[C_{SD} \times \left(V_{IN} - 0.55 \ V\right)\right]}{11 \ \mu A}$$

where  $C_{SD}$  is the value of the capacitor from SD to GND, and VIN is the chip supply voltage (on pin 15). At this point, a softstart cycle is initiated, and a 1-mA current source (typ) quickly recharges SD to VIN. During softstart, pulse-by-pulse current limiting is enabled, and the 7-cycle counter is disabled until softstart is complete (i.e. charged to approximately VIN volts).

 A forced voltage of greater than 1 V on SD will cause the UCC3585 to latch off after seven overcurrent signals are received. After the controller is latched off, SD must drop below 250 mV to restart the controller.

**SS:** A low leakage capacitor connected between SS and GND will provide a softstart function for the converter. The voltage on this capacitor slowly charges on start-up via an internal 13.5  $\mu$ A (typ.) current source. The output of the voltage error amplifier (COMP) tracks this voltage, thereby limiting the controller duty ratio.

**VFB:** Inverting input to the voltage type error amplifier. The common mode input range for VFB extends from GND to 1.5 V.

**VIN:** Supply voltage for the UCC3585. Bypass with a 0.1- $\mu$ F ceramic capacitor (minimum) to supply the peak gate drive currents required to change and discharge the power MOSFET gates. See application information for details.



#### block diagram ISET CLSET 7 8 PRECISION CURENT BIAS SET LIMIT AD. ILIM **CURRENT** LIMIT ISENSE UVLO 1.25 V DRIVER REF 12 PDRV **FNARLE ENB** VIN -0.8 V PWM SHOOT THRU COMP R<sub>D</sub> Q PWM LATCH V<sub>IN</sub> <del>V</del> VFB DRIVER Q UVLO NDRV SS 3 PRECISION SOFTSTART COMPLETE 13 **PWRGND** BIAS OVER CURRENT COUNTER

SHUTDOWN TIMER

11 μA

DISABLE DRIVERS

UDG-00070

#### **APPLICATION INFORMATION**

5

GND

CLK

ILIM

10

SD

## **ISET** pin operation

L = NO SHUTDOWN

H = LATCHED SHUTDOWN CAP = TIMED SHUTDOWN

16

СТ

The ISET pin develops a precision current reference for many of the UCC3585's internal circuit blocks. A resistor, R<sub>ISET</sub>, connected from the ISET pin to ground sets the precision current value. The internal current reference is set by buffering the 1.25-V internal reference to the ISET pin, which results in a current of 1.25 V/R<sub>ISET</sub>. The UCC3585 is designed for R<sub>ISET</sub> = 100 k $\Omega$  with a maximum tolerance of 5%. Using a different resistor value results in changed parametric performance and possibly unpredictable operation.

## oscillator

NC 6

The oscillator frequency is programmed by a timing capacitor connected from CT to ground. The maximum recommended frequency is 500 kHz. The timing capacitor is charged and discharged by current sources derived from the ISET pin. The voltage waveform on CT is a sawtooth ramp with approximately 95% of the period spent charging the timing capacitor. Ceramic capacitors should be used, and the capacitance tolerance adds to the accuracy of the oscillator frequency. For applications that operate over a wide temperature range or where the highest accuracy is required, temperature stable ceramic capacitors such as NPO or COG dielectric should be used for the CT capacitor. The aproximate operating frequency is determined by:

$$f = \frac{1}{\left(7000 \times C_{T}\right)}$$



#### **APPLICATION INFORMATION**

#### soft-start

The SS pin provides a way to prevent overshoot of the output voltage by slowly increasing the duty cycle of the PDRV output. A capacitor on SS to ground provides a controlled start-up of the supply. During start-up the COMP pin is directly clamped to the SS pin. The SS pin has an internal current source of 13.5  $\mu$ A (typical) which charges the SS capacitor. Figure 1 shows the waveforms during softstart. The SS pin charges the external capacitor to VIN volts after start-up is complete.




Figure 1. Waveforms During Softstart


The softstart time is approximately:

$$t_{SS} = C_{SS} \times \frac{0.4 + \left[\frac{V_{OUT}}{V_{IN}} \times 2.1\right]}{13.5 \,\mu\text{A}}$$

### current limit operation

The UCC3585 has a user configurable current limit for output overload protection. To reduce external component count and minimize losses, the P-channel MOSFET's  $R_{DS(on)}$  is used as a current sense element. The ISENSE pin is connected to the P-channel MOSFET drain, which is internally connected to the negative input to the current-sense comparator. The positive comparator input is connected to the CLSET pin, which has an internal current sink of 11.5  $\mu$ A (typical). For highest accuracy, this current sink is derived from the ISET circuitry. A resistor from VIN to CLSET sets the current limit threshold. To eliminate errors due to PCB trace impedances, the CLSET resistor should be connected directly to the P-channel MOSFET source, and the ISENSE pin should be directly connected to the P-channel MOSFET drain. Figure 2 shows a simplified diagram of the current limit circuitry.

#### **APPLICATION INFORMATION**



**Figure 2. Current Limit Circuitry** 

The peak current limit is calculated using the following equation:

$$I_{CL} = \frac{\frac{1.25}{R_{ISET}} \times R_{CLSET}}{R_{DS(on)}}$$

When the  $R_{DS(on)}$  of the P-channel MOSFET is used as the sense element, several issues arise. Before the current limit comparator is enabled, the P-channel MOSFET must be fully enhanced, and the drain to source voltage must be allowed to settle. The UCC3585 has an internal circuit that disables the current limit comparator,  $t_{ISENSE}$ , for a fixed time, starting at the PDRV output falling edge. It is important that no external gate resistor is used between the PDRV output and the P-channel gate. If a resistor is used, the PDRV output falls quickly, and the turnon of the P-channel MOSFET is delayed, possibly causing a false overcurrent event to be detected. Figure 3 shows the waveforms at the P-channel turnon instance and the  $t_{ISENSE}$  time interval.

#### **APPLICATION INFORMATION**




Figure 3. t<sub>ISENSE</sub> Time Interval

The t<sub>ISENSE</sub> time interval follows the approximate relationship:

$$t_{\mbox{ISENSE}} = \frac{\left(\mbox{V}_{\mbox{BE}} + 12.5 \ \mu\mbox{A} \times \mbox{R}_{\mbox{CLSET}}\right) \times 3.2 \ \mbox{pF}}{12.5 \ \mu\mbox{A}}$$

As can be seen from the above equation,  $t_{ISENSE}$  is dependent upon two variables. First,  $t_{ISENSE}$  is longer for higher values of  $R_{CLSET}$ . This allows more time for ISENSE to settle, which is beneficial for supplies with a higher current limit threshold. Second,  $t_{ISENSE}$  varies with the inherent temperature dependence of the  $V_{BE}$  in the above equation.  $V_{BE}$  can be assumed to be 0.65 V at 25°C with a temperature coefficient of -2 mV/°C. Since the  $t_{ISENSE}$  time interval decreases at high temperature, operation of the supply must be verified at the maximum ambient temperature at full output load.

Another issue with using the MOSFET R<sub>DS(on)</sub> for the sense element is the minimum on time for the P-channel MOSFET. Since there is a blanking interval, t<sub>ISENSE</sub>, there is a minimum time that the P-channel MOSFET stays on during any PWM period. The minimum on time occurs even with the power supply output shorted, experimentally the minimum on time is approximately 400 ns. When a converter is operated continuously into a shorted or overloaded output, this minimum on time results in a significant power dissipation and stress on both MOSFETs.

#### APPLICATION INFORMATION

A solution to this minimum on-time is a counter and time-out circuit. As described in the SD pin description, a capacitor on SD enables the time-out circuit. An internal digital counter is used to count the overcurrent events at the current-sense comparator output. When seven overcurrent conditions are reached, both MOSFET switches are turned off, the SS capacitor is discharged, and an 11  $\mu$ A (typical) internal current sink discharges the SD capacitor. During this discharge time, both MOSFETs are held off, and the inductor current decays to zero. When the SD capacitor voltage reaches 0.55 V (typical), a softstart cycle restarts the converter. During softstart, the 7-cycle counter is disabled. However, the peak current limit comparator is enabled. When the SS voltage reaches the threshold equal to ( $V_{IN}$  – 0.5 V), the 7-cycle counter is enabled. By sizing the SS capacitor relative to the SD capacitor, the amount of time spent switching the MOSFETs can be reduced when the output is overloaded. If the timeout mode is used, the relative capacitance values for  $C_{SS}$  and  $C_{SD}$  must fall into the following relationship:

$$C_{SD} \le 20 \times C_{SS}$$

This equation also states that, if the time-out mode is used, a softstart capacitor must be used. Figure 4 shows the waveforms when the converter is operated into a short circuit.




Figure 4. Converter Operated Into Short Circuit

#### **APPLICATION INFORMATION**

## VIN bypass capacitor selection

A ceramic capacitor must be used across VIN to GND on the UCC3585. This capacitor supplies the transient currents required to turn on and off both power MOSFETs. It is important to select a high enough capacitance value to keep the peak-to-peak ripple voltage at VIN below 100 mV. The maximum peak-to-peak ripple on VIN is somewhat arbitrary, and 100 mV is used as an estimate. Knowing the P-channel total gate charge,  $Q_P$  and the total gate charge for the N-channel MOSFET,  $Q_N$ , the minimum capacitance can be found:

$$C_{VIN(min)} = \frac{Q_P + Q_N}{100 \text{ mV}}$$

An estimate of  $Q_P$  can be found from the manufacturer's data sheet curve for gate charge vs gate to source voltage. Since the N-channel MOSFET is switched with essentially zero volts across it, a better estimation of  $Q_N$  is found by multiplying the input capacitance,  $C_{ISS}$  and the  $V_{IN}$  voltage. Because  $C_{ISS}$  is voltage dependent, it is important to use the  $C_{ISS}$  value for approximately zero volts drain to source. This gives a more accurate estimation of the N-channel gate charge.

## power MOSFET drivers

The UCC3585 contains two high current power MOSFET drivers. The source and sink current capability of these drivers has been sized to allow operation without external gate resistors. The P-channel driver has approximately three times stronger source current than sink current. This intentionally slows down the turnon of the P-channel MOSFET, which reduces the reverse recovery snap of the N-channel MOSFET body diode. The N-channel driver has a stronger sink current than source current which aids in keeping the N-channel MOSFET off when the P-channel MOSFET is turned on. Adding a gate resistor from NDRV to the N-channel MOSFET gate makes the N-channel more sensitive to dV/dt induced turnon and should be avoided. The MOSFET drivers have lower resistance at VIN = 5 V as compared to VIN = 3.3 V. At VIN = 5 V, the drivers have approximately 60% of the resistance specified at VIN = 3.3 V.

## operation over wide VIN ranges

It is possible to design UCC3585 based supplies to operate over both the 3.3-V and 5-V input ranges. The resulting  $V_{IN}$  range can be as wide at 3.0 V to 5.5 V. For a successful design, several design steps must be taken. First, both MOSFETs should have  $R_{DS(on)}$  rated at 2.7 V or 2.5 V. This assures reasonable efficiency at the lowest input voltage. Second, the current limit threshold should be set at the minimum input voltage. At the minimum input voltage, the P-channel MOSFET has maximum  $R_{DS(on)}$ . As VIN is increased to 5.5 V, the  $R_{DS(on)}$  decreases considerably. The effect of this reduction in  $R_{DS(on)}$  is a higher current limit. Also, note that critical parameters, such as CLSET current and oscillator frequency are specified at both 3.3 V and 5.0 V.







24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC2585D	LIFEBUY	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2585D	
UCC3585D	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	UCC3585D	
UCC3585DG4	NRND	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	UCC3585D	
UCC3585M	LIFEBUY	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 0	UCC3585M	
UCC3585MTR	LIFEBUY	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 0	UCC3585M	
UCC3585MTRG4	LIFEBUY	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 0	UCC3585M	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION


www.ti.com 16-Aug-2012

## TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**



## **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## TAPE AND REEL INFORMATION

## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC3585MTR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Aug-2012



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	UCC3585MTR	SSOP	DBQ	16	2500	367.0	367.0	35.0	

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## **Texas Instruments:**

UCC2585DG4 UCC3585NG4 UCC3585MG4