

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Edge-Triggered D-Type Inputs
- 250-MHz Typical Switching Rate
- CY54FCT374T
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT374T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current
- 3-State Outputs

#### CY54FCT374T . . . D PACKAGE CY74FCT374T . . . P, Q, OR SO PACKAGE (TOP VIEW)



#### CY54FCT374T . . . L PACKAGE (TOP VIEW)



#### description

The 'FCT374T devices are high-speed, low-power, octal D-type flip-flops, featuring separate D-type inputs for each flip-flop. These devices have 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable  $(\overline{OE})$  inputs are common to all flip-flops. The eight flip-flops in the 'FCT374T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When  $\overline{OE}$  is low, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. The state of  $\overline{OE}$  does not affect the state of the flip-flops.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **ORDERING INFORMATION**

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE Marking
	QSOP – Q	Tape and reel	5.2	CY74FCT374CTQCT	FCT374C
	SOIC - SO	Tube	5.2	CY74FCT374CTSOC	FCT374C
	3010 - 30	Tape and reel	5.2	CY74FCT374CTSOCT	FC1374C
	DIP – P	Tube	6.5	CY74FCT374ATPC	CY74FCT374ATPC
4000 to 0500	QSOP – Q	Tape and reel	6.5	CY74FCT374ATQCT	FCT374A
–40°C to 85°C	SOIC - SO	Tube	6.5	CY74FCT374ATSOC	FCT374A
	3010 - 30	Tape and reel	6.5	CY74FCT374ATSOCT	FC1374A
	QSOP – Q	Tape and reel	10	CY74FCT374TQCT	FCT374
	SOIC - SO	Tube	10	CY74FCT374TSOC	FCT374
	3010 - 30	Tape and reel	10	CY74FCT374TSOCT	FC13/4
	CDIP – D	Tube	6.2	CY54FCT374CTDMB	
	LCC – L	Tube	6.2	CY54FCT374CTLMB	
_55°C to 125°C	CDIP – D	Tube	7.2	CY54FCT374ATDMB	
-55°C to 125°C	LCC – L	Tube	7.2	CY54FCT374ATLMB	
	CDIP – D	Tube	11	CY54FCT374TDMB	
	LCC – L	Tube	11	CY54FCT374TLMB	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **FUNCTION TABLE**

	INPUTS		OUTPUT
D	СР	OE	0
Н	1	L	Н
L	$\uparrow$	L	L
Х	Χ	Н	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state, ↑ = Low-to-high clock transition

## logic diagram (positive logic)





SCCS022A - MAY 1994 - REVISED OCTOBER 2001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential –0	.5 V to 7 V
DC input voltage range	.5 V to 7 V
DC output voltage range	.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): P package	69°C/W
Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub> 65°	C to 135°C
Storage temperature range, T <sub>stq</sub> –65°	C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

		CY!	54FCT37	'4T	CY	74FCT37	'4T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## CY54FCT374T, CY74FCT374T 8-BIT REGISTERS WITH 3-STATE OUTPUTS

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEGT CONDITIO	240	CY	54FCT37	4T	CY	74FCT37	4T	
PARAMETER		TEST CONDITIO	ONS .	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Vers	V <sub>CC</sub> = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3					
Voн	V <sub>CC</sub> = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3		
Vol	$V_{CC} = 4.5 \text{ V},$	$I_{OL}$ = 32 mA			0.3	0.55				٧
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V
$V_{hys}$	All inputs				0.2			0.2		V
1.	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = V_{CC}$				5				μΑ
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$							5	μΑ
l., .	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μΑ
IН	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μΑ
1	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1				μΑ
IIL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΑ
l <sub>off</sub>	$V_{CC} = 0 V$ ,	V <sub>OUT</sub> = 4.5 V				±1			±1	μΑ
I <sub>OS</sub> ‡	$V_{CC} = 5.5 \text{ V},$	V <sub>OUT</sub> = 0 V		-60	-120	-225				mA
ios+	$V_{CC} = 5.25 \text{ V},$	V <sub>OUT</sub> = 0 V					-60	-120	-225	IIIA
lozu	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 2.7 \text{ V}$				10				μΑ
IOZH	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 2.7 \text{ V}$							10	μΑ
lo-	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				-10				μΑ
IOZL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							-10	μΑ
laa	$V_{CC} = 5.5 \text{ V},$	$V_{IN} \leq 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				A
lcc	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> ≤ 0.2 V,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	mA
Aloc	V <sub>CC</sub> = 5.5 V, V <sub>I</sub>	$N = 3.4 \text{ V}$ , $f_1 = 0$ ,	Outputs open		0.5	2				mΛ
ΔlCC	V <sub>CC</sub> = 5.25 V, V	<sub>IN</sub> = 3.4 V§, f <sub>1</sub> = 0	, Outputs open					0.5	2	mA

<sup>&</sup>lt;sup>†</sup> Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		TEST CONDITIO	Ne	CY	'54FCT37	'4T	CY	74FCT37	4T	UNIT
PARAMETER		TEST CONDITIO	on 5	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
ICCD¶		tputs open, g at 50% duty cycle $N \ge V_{CC} - 0.2 V$	, <del>OE</del> = GND,	0.06 0.12					mA/	
ICCD.		utputs open, g at 50% duty cycle $N \ge V_{CC} - 0.2 V$	, <del>OE</del> = GND,					0.06	0.12	MHz
		One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ $f_0 = 10 \text{ MHz},$	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		1.2	3.4				
	Outputs open, OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2				
l <sub>C</sub>		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		3.9	12.2				mA
l C		One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					1.2	3.4	
	Outputs open, OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.6	3.2	
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					3.9	12.2	
Ci		-			5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

 $N_1$  = Number of inputs changing at  $f_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



<sup>¶</sup> This parameter is derived for use in total power-supply calculations.

 $<sup>^{\#}</sup>$ IC = ICC +  $\Delta$ ICC × D<sub>H</sub> × N<sub>T</sub> + ICCD (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

## CY54FCT374T, CY74FCT374T 8-BIT REGISTERS WITH 3-STATE OUTPUTS

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FC	T374T	CY54FCT	374AT	CY54FCT	374CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CP high or low	7		6		6		ns
t <sub>su</sub>	Setup time, data before CP↑	2		2		2		ns
th	Hold time, data after CP↑	1.5		1.5		1.5		ns

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FC	T374T	CY74FCT	374AT	CY74FCT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CP high or low	7		5		5		ns
t <sub>su</sub>	Setup time, data before CP↑	2		2		2		ns
th	Hold time, data after CP↑	1.5		1.5		1.5		ns

### switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FC	T374T	CY54FCT374AT		CY54FCT374CT		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	СР	0	2	11	2	7.2	2	6.2	no
t <sub>PHL</sub>	CF	0	2	11	2	7.2	2	6.2	ns
<sup>t</sup> PZH	ŌĒ	0	1.5	14	1.5	7.5	1.5	6.2	no
t <sub>PZL</sub>	OE	U	1.5	14	1.5	7.5	1.5	6.2	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	8	1.5	6.5	1.5	5.7	no
tPLZ	OE	U	1.5	8	1.5	6.5	1.5	5.7	ns

### switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	CY74FC	T374T	CY74FC	Г374АТ	CY74FCT	374CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	5.2 5.2 5.5 5.5	UNII
<sup>t</sup> PLH	СР	0	2	10	2	6.5	2	5.2	20
<sup>t</sup> PHL	CF		2	10	2	6.5	2	5.2	ns
<sup>t</sup> PZH	ŌĒ	0	1.5	12.5	1.5	6.5	1.5	5.5	20
<sup>t</sup> PZL	OE		1.5	12.5	1.5	6.5	1.5	5.5	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	8	1.5	5.5	1.5	5	20
<sup>t</sup> PLZ	] OE	l	1.5	8	1.5	5.5	1.5	5	ns



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9221802M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	(4/5) 5962- 9221802M2A CY54FCT 374TLMB	Samples
5962-9221802MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221802MR A CY54FCT374TDMB	Samples
5962-9221804M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221804M2A CY54FCT 374ATLMB	Samples
5962-9221804MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221804MR A CY54FCT374ATDM B	Samples
5962-9221806M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221806M2A CY54FCT 374CTLMB	Samples
5962-9222203M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9222203M2A CY54FCT 574ATLMB	Samples
5962-9222203MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9222203MR A	Samples
5962-9222205MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9222205MR A	Samples
CY54FCT374ATDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221804MR A CY54FCT374ATDM B	Samples
CY54FCT374ATLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type		5962- 9221804M2A CY54FCT 374ATLMB	Samples
CY54FCT374CTLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221806M2A	Samples



24-Aug-2018

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking  (4/5)  CY54FCT  374CTLMB	Samples
CY54FCT374TDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221802MR A CY54FCT374TDMB	Samples
CY54FCT374TLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221802M2A CY54FCT 374TLMB	Samples
CY54FCT574ATLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9222203M2A CY54FCT 574ATLMB	Samples
CY74FCT374ATPC	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT374ATPC	Samples
CY74FCT374ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT374A	Samples
CY74FCT374ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374A	Sample
CY74FCT374ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374A	Sample
CY74FCT374CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374C	Sample
CY74FCT374TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT374	Samples
CY74FCT374TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374	Samples
CY74FCT574ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574A	Samples
CY74FCT574ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574A	Samples
CY74FCT574CTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574C	Samples
CY74FCT574CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574C	Samples
CY74FCT574TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574	Samples



## PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT574TQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574	Samples
CY74FCT574TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Oct-2016


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT374ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT374ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT374TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 12-Oct-2016



\*All dimensions are nominal

Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT374ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT374ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT374TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT574ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT574CTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT574TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Texas Instruments:**

CY74FCT374TQCT CY74FCT374TSOC CY74FCT374ATSOC CY74FCT374ATPC CY74FCT374ATQCT

CY74FCT374CTSOCTE4 CY74FCT374ATSOCT CY74FCT374CTQCT CY74FCT374CTSOC CY74FCT374CTSOCT

CY74FCT374TSOCT CY74FCT374CTSOCTG4