











CSD19531Q5A

SLPS406B - SEPTEMBER 2013-REVISED MAY 2014

# CSD19531Q5A 100 V N-Channel NexFET™ Power MOSFETs

#### **Features**


- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5 mm × 6 mm Plastic Package

## **Applications**

- Primary Side Telecom
- Secondary Side Synchronous Rectifier
- Motor Control

#### **Description** 3

This 100 V, 5.3 m $\Omega$ , SON 5 mm × 6 mm NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in power conversion applications.



#### $R_{DS(on)}$ vs $V_{GS}$ 20 $T_C = 25^{\circ}C, I_D = 16A$ $R_{DS(on)}$ - On-State Resistance $\,(m\Omega)\,$ 18 $T_C = 125^{\circ}C, I_D = 16A$ 16 14 12 10 8 6 4 2 0 0 8 10 12 14 18 20 V<sub>GS</sub> - Gate-to- Source Voltage (V)

#### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT			
$V_{DS}$	Drain-to-Source Voltage	100	V			
$Q_g$	Gate Charge Total (10 V) 37					
$Q_{gd}$	Gate Charge Gate to Drain	6.6	nC			
D	Drain-to-Source On Resistance	$V_{GS} = 6 V$	6.0	mΩ		
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V 5.3		mΩ		
V <sub>GS(th)</sub>	Threshold Voltage	reshold Voltage 2.7				

#### **Ordering Information**

Device	Media	Qty	Package	Ship
CSD19531Q5A	13-Inch Reel	2500	SON 5 x 6 mm	Tape and
CSD19531Q5AT	7-Inch Reel	250	Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	100	٧
$V_{\text{GS}}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
I <sub>D</sub>	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	110	Α
	Continuous Drain Current <sup>(1)</sup>	16	
$I_{DM}$	Pulsed Drain Current <sup>(2)</sup>	337	Α
D	Power Dissipation <sup>(1)</sup>	3.3	W
$P_D$	Power Dissipation, T <sub>C</sub> = 25°C	125	VV
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	ů
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 60 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	180	mJ

- (1) Typical  $R_{\theta JA} = 40^{\circ} \text{C/W}$  on a 1-inch $^2$ , 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.
- (2) Max  $R_{\theta JC} = 1.0$ °C/W, pulse duration  $\leq 100$  µs, duty cycle  $\leq 1\%$

#### **Gate Charge**





#### **Table of Contents**

2 3 4 5	Features         1           Applications         1           Description         1           Revision History         2           Specifications         3           5.1 Electrical Characteristics         3           5.2 Thermal Characteristics         3           5.3 Typical MOSFET Characteristics         4           Device and Documentation Support         7	6.1 Trademarks 6.2 Electrostatic Discharge Caution 6.3 Glossary  Mechanical, Packaging, and Orderable Information 7.1 Q5A Package Dimensions 7.2 Recommended PCB Pattern 7.3 Recommended Stencil Opening 7.4 Q5A Tape and Reel Information
6	Device and Documentation Support7	7.4 QOA Tape and Neel Information

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2014) to Revision B	Page
Increased pulsed drain current to 337A	
Added line for max power dissipation with case temperature held to 25°C	
• Changed Figure 1 from a normalized R <sub>BJA</sub> curve to a normalized R <sub>BJC</sub> curve	4
Updated the safe operating area in Figure 10	
Changes from Original (September 2013) to Revision A	Page
Added more information to description	,



# 5 Specifications

#### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		·		'	
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	100			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V			1	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.2	2.7	3.3	V
<b>D</b>	Designate Courses On Besistance	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 16 A		6.0	7.8	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A		5.3	6.4	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 16 A		82		S
DYNAM	IC CHARACTERISTICS				'	
C <sub>iss</sub>	Input Capacitance			2980	3870	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$		560	728	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			13.0	16.9	pF
R <sub>G</sub>	Series Gate Resistance			1.3	2.6	Ω
Qg	Gate Charge Total (10 V)			37	48	nC
Q <sub>gd</sub>	Gate Charge Gate to Drain	V 50 V 1 40 A		6.6		nC
Q <sub>gs</sub>	Gate Charge Gate to Source	$V_{DS} = 50 \text{ V}, I_{D} = 16 \text{ A}$		10.5		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			7.3		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V		97		nC
t <sub>d(on)</sub>	Turn On Delay Time			6.0		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V,		5.8		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 16 \text{ A}, R_G = 0 \Omega$		18.4		ns
t <sub>f</sub>	Fall Time			5.2		ns
DIODE (	CHARACTERISTICS				'	
$V_{SD}$	Diode Forward Voltage	I <sub>SD</sub> = 16 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = 50 V, I <sub>F</sub> = 16 A,		226		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300 A/µs		148		ns


#### 5.2 Thermal Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance <sup>(1)</sup>			1	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(1)(2)</sup>			50	C/VV

 <sup>(1)</sup> R<sub>θJC</sub> is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch x 1.5-inch (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max  $R_{\theta JA} = 115^{\circ} C/W$  when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

## 5.3 Typical MOSFET Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)





Submit Documentation Feedback


Copyright © 2013–2014, Texas Instruments Incorporated





## **Typical MOSFET Characteristics (continued)**















Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-To-Source Voltage



#### **Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)






Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area






Figure 12. Maximum Drain Current vs Temperature



# 6 Device and Documentation Support

#### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

#### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.



## 7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated





# 7.1 Q5A Package Dimensions





Side View






Front View

DIM		MILLIMETERS	
DIM	MIN	NOM	MAX
Α	0.90	1.00	1.10
b	0.33	0.41	0.51
С	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
E3	3.03	3.13	3.23
е	1.17	1.27	1.37
e1	0.27	0.37	0.47
e2	0.15	0.25	0.35
Н	0.41	0.56	0.71
K	1.10	-	_
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°	_	12°

Copyright © 2013–2014, Texas Instruments Incorporated Submit Documentation Feedback



## 7.2 Recommended PCB Pattern




DIM	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
F1	6.205	6.305	0.244	0.248	
F2	4.46	4.56	0.176	0.18	
F3	4.46	4.56	0.176	0.18	
F4	0.65	0.7	0.026	0.028	
F5	0.62	0.67	0.024	0.026	
F6	0.63	0.68	0.025	0.027	
F7	0.7	0.8	0.028	0.031	
F8	0.65	0.7	0.026	0.028	
F9	0.62	0.67	0.024	0.026	
F10	4.9	5	0.193	0.197	
F11	4.46	4.56	0.176	0.18	

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


Submit Documentation Feedback



#### 7.3 Recommended Stencil Opening



#### 7.4 Q5A Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Copyright © 2013–2014, Texas Instruments Incorporated

Submit Documentation Feedback



## PACKAGE OPTION ADDENDUM

28-Aug-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD19531Q5A	ACTIVE	VSONP	DQJ	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD19531	Samples
CSD19531Q5AT	ACTIVE	VSONP	DQJ	8	250	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD19531	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

28-Aug-2014

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Texas Instruments:** 

CSD19531Q5A CSD19531Q5AT