

CMOS BCD Rate **Multiplier**

High-Voltage Types (20-Volt Rating)

CD4527B is a low-power 4-bit digital rate multiplier that provides an outputpulse rate which is the clock-input-pulse rate multiplied by 1/10 times the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. This device may be used to perform arithmetic operations (add, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigonometric functions, A/D and D/A conversion, and frequency division.

For fractional multipliers with more than one digit, CD4527B devices may be cascaded in two different modes: the Add mode and the Multiply mode. (See Figs.12 and 15). In the Add mode,

Output Rate = (Clock Rate) $\begin{bmatrix} 0.1 \text{ BCD}_1 + 0.01 \text{ BCD}_2 + \\ 0.001 \text{ BCD}_3 + \cdots \end{bmatrix}$

In the Multiply mode, the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second one,


e.g.
$$\frac{9}{10} \times \frac{4}{10} = \frac{36}{100}$$
 or 36 output

pulses for every 100 clock input pulses.

The CD4527B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Numerical control
- Instrumentation .
- **Digital filtering**
- Frequency synthesis



TERMINAL ASSIGNMENT

Features:

- Cascadable in multiples of 4-bits
- Set to "9" input and "9" detect output
- = 100% test for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings Standardized, symmetrical output
- characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at VDD ≠ 5 V 2 V at VDD = 10 V

2.5 ¥ at VDD = 15 V

Meets all requirements of JEDEC Tentative Standard No. 138, Standard Specifications for Description of 'B' Series CMOS Devices'

MAXIMUM RATINGS, Absolute-Maximum Values:


D	C SUPPLY-VOLTAGE RANGE, (VDD)	
	Voltages referenced to VSS Terminal)	0.5V to +20V
	NPUT VOLTAGE RANGE, ALL INPUTS	
D	OC INPUT CURRENT, ANY ONE INPUT	±10mA
P	OWER DISSIPATION PER PACKAGE (PD):	
	For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
	For T _A = +100°C to +125°C Derate Linearity at 1	2mW/ºC to 200mW
C	EVICE DISSIPATION PER OUTPUT TRANSISTOR	
	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types))
C	DPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
S	STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
	EAD TEMPERATURE (DURING SOLDERING):	
	At distance $1/16 \pm 1/20$ inch $(1.50 \pm 0.70 \text{ mm})$ from each for 100 may	106500

RECOMMENDED OPERATING CONDITIONS AT T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is

always within the following ranges:

	VDD	LIA	AITS	
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply Voltage Range (For T _A = Full Package Temperature Range)		3	18	v
Set or Clear Pulse Width, tw	5 10 15	160 90 60	 	ns
Clock Pulse Width, t _W	5 10 15	330 170 100		ns
Clock Frequency, fCL	5 10 15	dc	1.2 2.5 3.5	MHz
Clock Rise or Fall Time, trCL or tfCL	5,10,15	-	15	μs
Inhibit In Setup Time, tSU	5 10 15	100 40 20		ns
Inhibit In Removal Time, tREM	5 10 15	240 130 110	-	ns
Set Removal Time, tREM	5 10 15	150 80 50		ns
Clear Removal Time, t _{REM}	5 10 15	60 40 30		ns

CD4527B Types



Copyright © 2003, Texas Instruments Incorporated

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	DITION	IS	LIMI	TS AT I	INDICAT	TED TE	MPERA	TURES	(°C)	
ISTIC	Vo	VIN	VDD						UNITS		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	· · ·
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-]
Output High	4,6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
IOH IIIII	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	
Low-Level,		0,10	10		0	.05		-	0	0.05	
VOL Max.	-	0,15	15	0.05				-	.0	0.05	· v
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	
High-Level,	_	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15		14	1.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5				1.5	
Voltage,	1, 9	-	10			3			-	3	
VIL Max.	1.5, 13.5	_	15			4		_		4	
Input High	0.5, 4.5	-	5		3	3.5		3.5	-		l v
Voltage,	1, 9	-	10			7		7			
VIH Min.	1.5,13,5	-	15			11		11	-	-	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА





Fig.1 — Typical output low (sink) current characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

current characteristics.




Fig.5 – Typical dynamic power dissipation as a function of input frequency.





Fig.8 - Input current test circuit.








Fig.6 — Typical propagation delay time as a function of load capacitance (Clock or Strobe to Out).



CURRENT(LOH


Fig.4 - Minimum output high (source) current characteristics.



LOAD CAPACITANCE (CL)—9F 9855-9892 Fig.7 — Typical transition time as a function of load capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C: Input t_r,t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

	TEST COND	ITIONS		LIMITS	S	
CHARACTERISTIC		V _{DD} (V)	Min.	Т <u>у</u> р.	Max.	UNITS
	[5	_	110	220	1
Propagation Delay Time, tPHL, tPLH		10	_	55	110	
Clock to Out		15	-	45	90	
	l	5		150	300	ns
Clock or Strobe to Out	}	10		75	150	1
		15		60	120	ľ.
	†					
Clock to Inhibit Out		5	÷	320	640	
High Level to Low Level		10	-	145	290	
		15	-	100	200	ns
		5	-	250	500	
Low Level to High Level		10	-	100	200	
••••••••••••••••••••••••••••••••••••••		15	-	75	150	
		5	_	380	760	
Clear to Out		10	_	175	350	
	1	15		130	260	
·····	1 1	5	_	300	600	ns
Clock to "9" or "15" Out		10	_	125	250	
		15		90	180	
	<u> </u>					<u> </u>
Cascade to Out		5	-	90	180	
	.	10	-	45	90	
	ł	15	-	35	70	ns
	I	5	-	130	260	l
Inhibit In to Inhibit Out		10			120	
		15	-	45	90	
		5	-	330	660	
Set to Out	1	10	_	150	300	1
		15	-	110	220	
· · · · · · · · · · · · · · · · · · ·		5	<u> </u>	100	200	ns
Transition Time, tTHL, tTLH		10	_	50	100	1
THE TEM	1	15		- 50 - 40	80	
					00	<u> </u>
Maximum Charle Ex-		5	1.2	2.4	-	
Maximum Clock Frequency, fCL	1	10	2.5	5	-	MHz
	┫┈┉────┤	15	3.5	7		
		5	~	165	330	
Minimum Clock Pulse Width, t _W	1	10	-	85	170	ns
		15		50	100	
		5]	· ·	15	
Clock Rise or Fall Time, trCL, tfCL		10	-	- 1	15	μs
		15			15	
		5	_	80	160	
Minimum Set or Clear Pulse Width, tw		10		45	90	
· · · · · · · · · · · · · · · · · · ·		15	_	30	60	1
·····	t	5		50	100	ns
Minimum Inhibit In Setup Time, t _{SU}		10		20	40	
	Į	15		10	20	
	<u> </u>					h
Minimum Inhibit In Removal Time,		5	. —	120	240	
tREM		10	-	65	130	1 .
	ļ	15		55	110	
		5	- 1	76	150	ns
Minimum Set Removal Time, tREM		10	-	40	80	1
		15		25	50	L
		5	-	30	60	
Minimum Clear Removal Time, TREM		10	-	20	40	ns
- NCM		15	-	15	30	
Input Capacitance, CIN	Any Input			5	7.5	
mpor opportation, oill	I COM INPUL				7.0	pF










Fig. 10 --- Quiescent device current test circuit.





APPLICATIONS



DIM CUT CONTRACT OF THE STATE O

92CS-2491781

Fig. 12 - 'Two CD4527B's cascaded in the "Add" mode with a preset number

of 94 $\left(\frac{9}{10} + \frac{4}{100} = \frac{94}{100}\right)$.






Fig. 13 — Logic diagram.



Dimensions and Pad Layout for CD4527BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Fig. 14 - Timing diagram (See Logic Diagram).





Fig. 15 — Two CD4527B's cascaded in the "Multiply" mode with a preset number



3-299

Γ						INPUT				<u>г — </u>	OUTPL	175	
			Ì	nput	er of Pu Logic L ow; 1 =	Number of Pulses or Output Logic Level (L = Low; H = High)							
D	Ċ	в	A	CLK	INH IN	STR	CAS	CLR #	SET #	Ουτ	OUT	INH	"9" ОUТ
0	0.	0	0	10	0	0	0	0	0	Ľ	н	1	1
0	0	0	1	10	0	0	0	0	0	1	1	1	1
0	0	1	0	10	0	0	0	0	0	2	2	1	1
0	0	1	1	10	0	0	0	0	0	3 -	3	1	1
0	1	0	0	10	0	0	0	0	0	4	4	1	1
0	1	0	1	10	0	0	0	0	0	5	5	1	1
0	1	1	0	10	· 0	0	0	0	0	6	6	1	1
0	1	1	1	10	0	0	0	0	0	7	7	1	1
1	0	0	0	10	0	0	0	0	0	8	8	1	1
1	0	0	1	10	0	0	0	0	0	9	9	1	1
1	0	1	0	10	0	-0	0	0	0	8	8	1	1
1	0	1	1	10	0	0	0	0	0	9	9	1	1
1	1	0	0	10	0	0	0	0	0	8	8	1	1
1	1	0	1	10	0	0	0	0	0	9	9	1	1
1	1	1	0	10	0	0	0	0	0	8	8	1	1
1	1	1	1	10	0	0	0	0	0	- 9	9	. 1	1
	x	x	x	10	1	0	0	0	•			н	
Â		Ŷ	Ŷ	10	ò	1	0	0	0	†	t		t.
x		x	1	10	ŏ	0	1	0	0	L H	н •	1 1	1
1			X	10	0	0							
0	Ŷ)	â	10	o	0	0	1	0	10	10	н	L
x	Ŷ	Ŷ	â	10	ŏ	o	ŏ	0	0	L	H H	н	L
\square	$\mathbf{}$			14	<u> </u>		V	v	l	L L	п	_ L	н

TRUTH TABLE

* Output same as the first 16 lines of this truth table (depending on values of A, B, C, D). [†]Depends on internal state of counter.

#Clear and Set Inputs should not be high at the same time; device draws increased quiescent current when in this non-valid state.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4527BE	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4527BE	Samples
CD4527BEE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4527BE	Samples
CD4527BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4527B	Samples
CD4527BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM527B	Samples
CD4527BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM527B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4527BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
	CD4527BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4527BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4527BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

CD4527BNSR CD4527BPWR CD4527BE CD4527BNSRG4 CD4527BEE4 CD4527BPW