

KSZ8462HLI Evaluation Kit User Guide

Revision 0.6 / December 20, 2011

Table of Contents

| | |
|---|----|
| Introduction | 3 |
| 1 Tour of the Kit Contents | 3 |
| 2 Setting up the KSZ8462HLI Evaluation Platform | 3 |
| 2.1 Basic Hardware Setup | 3 |
| 2.2 Setting up the Software and Firmware..... | 8 |
| 2.2.1 IP Address Information..... | 9 |
| 2.2.2 PTP Utility Programs | 10 |
| 2.2.2.1 ptpt_cli Utility..... | 10 |
| 2.2.2.2 ptpt Utility | 10 |
| 3 Using the KSZ8462HLI Evaluation Platform | 10 |
| 4 Frequently Asked Questions and Help..... | 11 |
| 4.1 Frequently Asked Questions..... | 11 |
| 4.2 Help! | 12 |
| 5 Reference Material | 12 |
| 6 Revision History..... | 12 |

List of Figures

| | |
|--|----|
| Figure 1 Basic Setup #1..... | 4 |
| Figure 2 Basic Setup #2..... | 5 |
| Figure 3 KSZ8462HLI Eval Board & SOC Board | 6 |
| Figure 4 SOC Board | 7 |
| Figure 5 Startup of Communication Activity | 8 |
| Figure 6 Linux Prompt - Communication OK..... | 9 |
| Figure 7 Sample 1 PPS Oscilloscope Capture..... | 11 |

Introduction

The KSZ8462HLI Evaluation Kit provides network designers the opportunity of exploring the functionality and features of Micrel's KSZ8462 IEEE 1588 Precision Time Protocol (PTP) Enabled Switch product. The KSZ8462HLI device is a highly integrated 2-port 10/100Base-T/TX/FX managed Ethernet switch with general host interface connectivity to a Host on Port 3. It is an ideal solution in industrial applications where real time clock synchronization using Ethernet connectivity across a network is desired.

This KSZ8462HLI Evaluation Kit User Guide provides the information necessary to set up and use the KSZ8462HLI evaluation platform.

1 Tour of the Kit Contents

The KSZ8462HLI Evaluation Kit consists of three main elements; the Evaluation H/W Kit, the Evaluation S/W Kit, and this document you are reading. A description of the entire Evaluation Kit is broken out below.

- (1) KSZ8462HLI Evaluation Kit User Guide
- (2) KSZ8462HLI Evaluation H/W Kit
 - 8462 Eval Board
 - 8462 Eval Board User Guide
 - 8462 Eval Board Schematics
 - SOC Board
 - SOC Board User Guide
 - SOC Board Schematics
 - 8462 IBIS File
- (3) KSZ8462HLI Evaluation S/W Kit
 - F/W that goes on SOC Board
 - ptpt_cli Linux Utility
 - ptpt Linux/windows Utility
 - PTP Utilities User Guide
 - PTP Development Guide

2 Setting up the KSZ8462HLI Evaluation Platform

During set up of the evaluation platform, please have ready and nearby the KSZ8462 Eval Board User Guide, the KSZ8462 Schematics, the SOC Eval Board User Guide, and the SOC Eval Board Schematics. This will make it easier to locate key components requiring configuration and/or modification.

2.1 Basic Hardware Setup

There are several configurations that can be set up for verifying the general functionality of all components. The first example setup consists of two pairs of KSZ8462/SOC boards connected together with one pair acting as the Grandmaster and the other pair as the Slave. The second example setup consists of two pairs of KSZ8462/SOC boards and one external Grandmaster clock source. These example setups are shown in Figures 1 and 2.

Note that every setup requires a connection to a computer for communication with the boards. There are two ways to connect. Each SOC board has a serial port. A connection between the serial port on the board and the computer can be created. For those computers that do not have a serial port, a USB to serial port conversion product can be used to allow interfacing USB on the computer to the serial port on the SOC board. This method is shown in Figure 1. In addition, you can access the boards via Ethernet. In this case, an IEEE 1588 enabled switch can be introduced into the system to allow communication across the Ethernet cable. This method is advantageous in situations where multiple slaves are attached and hence communication to all SOC devices can occur over one link to one computer. A communication program of the user's choice can be used to facilitate the communication. This method is shown in Figure 2.




Figure 1 Basic Setup #1

Refer to the KSZ8462HLI Eval Board User Guide and the KSZ8462HLI Eval Board Schematics for details of the locations and usage of the various connectors, interfaces, and signal pins shown in Figures 1 and 2.

The +5V power must be supplied to the SOC board only. The power will be supplied to the KSZ8462HLI board via the JP2-J16 connection. You should allot around 1 amp per each board.

The Host Interface is used to connect Port 3 (Host Interface) of the KSZ8462 device to the SOC board. The network data is transferred across this interface. The Host Interface is located on connector J16 on the KSZ8462 Eval Board and on JP2 on the SOC board. These two connectors are mating connectors and used to connect the two boards together.

The Host Interface is used by the processor on the SOC Board to communicate with the KSZ8462 device to perform in-band register read and write operations as well as transferring Ethernet traffic to or from the processor.

The Interrupt signal from the KSZ8462 device gets transported via the connector and no external wire is required for connection.

Figure 3 is a photograph showing the actual connections of the two boards. Figure 4 shows more connection details on the SOC board.




Figure 2 Basic Setup #2

About Setup #1

Setup #1 uses the onboard crystal on one of the KSZ8462 Eval Boards as the Grandmaster clock. This offers a convenient way to investigate PTP behavior without the use of a more expensive GPS based Grandmaster clock source. Each SOC board is connected to a separate computer using the RS232 interface. The onboard firmware is set up to configure the KSZ8462's GPIO-6 pin as a 1 pulse per second signal (PPS). In this set up, the oscilloscope is used to monitor the two "1 PPS" signals; one which is the Grandmaster clock and the other which is generated by the slave. The oscilloscope can show the jitter and difference between the Grandmaster clock and the clock created by the slave.

About Setup #2

Setup #2 uses a GPS Based Network Time Server/PTP Grandmaster Clock Unit to generate the reference clock for the system. A precision time signal is received via GPS and is used as the Grandmaster clock in the PTP protocol. This is the clock information that is distributed to all the network nodes in the Evaluation Kit. Only one computer is used. This computer uses the Ethernet network to communicate in-band to all the boards attached on the local PTP network. The onboard firmware that is preloaded on the SOC board is set up to configure the KSZ8462's GPIO-6 pin as a "1 pulse per second" signal (PPS). In this set up, the oscilloscope is used up to monitor the Grandmaster clock and the two "1 PPS" signals which are generated from the Grandmaster clock. The oscilloscope can show the jitter and difference between the Grandmaster clock and the clocks created by the slaves.

Suggested Power Up Sequence

After all the pieces are connected, it is suggested that the 8462 Eval Board be powered up first followed by the SOC Board and then the computer. This is generally the order of power up that should be followed every time the system is powered up.





Figure 3 KSZ8462HLI Eval Board & SOC Board




2.2 Setting up the Software and Firmware

The SOC board comes loaded with a Linux 2.6 environment with a Micrel 1588 PTP Stack. This is the engine that drives the PTP protocol across a network utilizing Micrel KSZ84xx based devices. In order to talk to this environment, the computer must be set up with a communication program of the users choice. There are two ways of communicating with the SOC board; via RS232 between the PC and the RS232 port on the SOC board or inband across the Ethernet. (See the two methods illustrated in Figures 1 and 2.)

In order to successfully communicate with the firmware on the SOC board via RS232, the communication program should be set up for 115,200 BAUD rate and 8 bits, no parity, and 1 stop bit (8N1).

To communicate via Ethernet, the IP address of 10.32.2.<sn> is used. This the default IP address that comes with each board. <sn> is the serial number of the board.

When the SOC Board and the PC are communicating, you should see activity as indicated in Figure 5 with some final communication ending with the Linux OS prompt being displayed in the command line window as shown in Figure 6. Note that if the boards are already powered up before invoking the communication program, communication will start immediately and you will see the output shown in Figures 5 and 6. If the boards were not yet powered up when the communication program was invoked, the output window will show nothing until you power up the boards.




```
COM4 - PuTTY
board_init: It is KS8692 Control board.

U-Boot 1.1.4 (January 28, 2011)

DRAM: 64 MB
Flash: 1c000000 8 MB
In: serial
Out: serial
Err: serial
Hit any key to stop autoboot: 0
## Booting image at 1c040000 ...
  Image Name: Kernel-Ramdisk-Image
  Image Type: ARM Linux Multi-File Image (uncompressed)
  Data Size: 3502031 Bytes = 3.3 MB
  Load Address: 00008000
  Entry Point: 00008000
  Contents:
    Image 0: 1612080 Bytes = 1.5 MB
    Image 1: 1889939 Bytes = 1.8 MB
  Verifying Checksum ... OK
OK
  Relocate RAMDISK from 0x1c1c997c to 0x700000 by 0x1cd693 bytes
Starting kernel ...

Uncompressing Linux.....
```

Figure 5 Startup of Communication Activity



```
COM4 - PuTTY

mmc0: SDHCI controller on Pegasus [pegasus-sdhci] using DMA
TCP cubic registered
NET: Registered protocol family 10
NET: Registered protocol family 17
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
RAMDISK: Compressed image found at block 0
VFS: Mounted root (ext2 filesystem).
Freeing init memory: 120K
usb 1-1: new high speed USB device using pegasus-ehci and address 2
Getting device information
usb 1-1: configuration #1 chosen from 1 choice
[ftdiusb_set_clock] clkdivisor=1 highspeed=0 real_speed=3000000
[ftdiusb_set_clock] clkdivisor=0 highspeed=1 real_speed=30000000
[ftdiusb_spi_setup] mode=0 hz=30000000, ks_spi hz=30000000
ksz846x_2 spi2.0: chip id 0x8441, spi bus 2
SPI MII bus: probed.
Mounting config volume
ADDRCONF(NETDEV_UP): eth0: link is not ready
Thu Sep 1 23:36:39 UTC 2011
Micrel Base System

BusyBox v1.4.1 (2011-08-31 11:12:06 PDT) Built-in shell (ash)
Enter 'help' for a list of built-in commands.

/ #
```

Figure 6 Linux Prompt - Communication OK

2.2.1 IP Address Information

In a system, each SOC board should have its own unique IP address. When setting up the system, make sure to check that each one has a different address. Each SOC board is typically shipped with a unique IP address so multiple SOC boards can be configured in a single PTP network and communication can occur between the PC and any specific board. However, this needs to be checked by the user. The IP address is stored in the onboard f/w as a parameter. Each IP address will take on the form 10.32.2.sn where "sn" is the serial number of the SOC board. In systems where the network is not used to communicate between the PC and the SOC board, you must connect the USB Serial port to the specific SOC board that you want to communicate with.

2.2.2 PTP Utility Programs

There are two utilities which are supplied with the Evaluation Kit. One is called `ptp_cli` and the other is called `ptp.exe`. These utilities allow the user to interact and explore the functionality of the KSZ84xx PTP environment.

2.2.2.1 `ptp_cli` Utility

The `ptp_cli` utility runs in the Linux environment and comes shipped installed on the SOC board. This is a command line utility that can be used to control the PTP hardware. This utility can read and write all registers within the KSZ8462 device. As such, it can also be used to set up GPIO pins to generate user defined waveforms with respect to the PTP clock.

It is invoked at the Linux command line by typing the following;

```
/# ptp_cli ^ (where ^ is return)
```

Refer to the Micrel PTP Utilities User guide for detailed information.

2.2.2.2 `ptp` Utility

The `ptp` utility can be compiled to run in either the Linux environment or the Windows environment. The SOC board that is shipped with the Evaluation Kit comes installed with the `ptp_Utility` in the onboard Linux environment. A version has been compiled to run in the Windows environment. It is called `ptp.exe` and is available for those customers requiring that usage.

The `ptp` utility provides a mechanism for sending PTP messages for testing and development of the PTP platform. Refer to the Micrel PTP Utilities User guide for detailed information.

3 Using the KSZ8462HLI Evaluation Platform

The Evaluation Kit is intended to provide a platform that enables designers to investigate and evaluate the capabilities of the KSZ8462 device. It is not intended to be a complete development system to be used for an entire product design effort.

While much work and development can be accomplished by using the basic setup shown in Figure 1, the setup described in Figure 2 offers a more realistic and robust environment in which to work. There are other setups and topologies that can be evaluated and is limited only by the imagination of the user. This section offers a few suggestions of activities that can be undertaken with the use of this Evaluation Kit.

Investigation of Various PTP Topology Parameters

- Point to Point topology
- End to End Topology
- One Step PTP operation
- Two Step PTP operation
- Multiple masters
- Best of Master algorithm

GPIO/Input-Timestamp/Output Triggering

- Creation of register settings to generate custom waveforms on the GPIO outputs
- Creation of register setting to intercept and recognize waveforms at the GPIO inputs

PTP Protocol Execution Under Varying NetworkTraffic Patterns

- Introducing the desired network traffic into the switch

4 Frequently Asked Questions and Help

Hopefully you will find the answers to your questions here before needing to contact Micrel for assistance.

4.1 Frequently Asked Questions

Q1. How many KSZ8462 Evaluation Boards can I put into the system to test out the PTP environment?

A1. The software currently has a limitation of 64 nodes for the Master to keep track of. Any value over that may cause issues depending on the nature of the traffic.

Q2. If the system hangs and stops functioning, what is the best recovery procedure to follow?

A2. There is a reset switch on both boards. Reset the boards to attempt recovery.

Q3. How should the oscilloscope be set up to properly monitor the 1 PPS signals from the KSZ8462 Evaluation boards and the Grandmaster or Master source?

A3. Typically, the 1 PPS signal from the Grandmaster or Master node is used as the trigger on channel one of the oscilloscope. Channel 2 is connected to the 1 PPS signal on one of the other KSZ8462 Evaluation boards. The 1 PPS signal is generated on the GPIO6 signal pin. If the oscilloscope has a persistence feature, it can be used to view accumulating past occurrences of the signal on channel two with respect to the 1 PPS signal on channel 1. Depending on the oscilloscope used, there is other statistical analysis that can be performed on the signals. Figure 6 illustrates an oscilloscope signal capture.




Figure 7 Sample 1 PPS Oscilloscope Capture

Q4. How do I update the onboard SOC firmware to the latest revision available from Micrel?

A4. There are two sections of the onboard firmware; the U-Boot section that contains the Linux OS which rarely gets modified and the Micrel unique code area which gets updated periodically as needed. Micrel has a document available which goes over the details of updating either section. A third party JTAG programming module is required for programming activities.

4.2 Help!

For assistance, contact your Micrel representative at the following location.

http://www.micrel.com/help_Info.jsp

5 Reference Material

KSZ8462HLI Datasheet (Contact Micrel for latest Datasheet)

IEEE 802.3 Specification

RMII Specification by RMII Consortium

IEEE 1588 Specification

6 Revision History

| Revision | Date | Summary of Changes |
|----------|----------|--|
| 0.1 | 09/19/11 | - Initial Release, used 8462 08/19/11 revision. |
| 0.2 | 09/26/11 | - Changed HLL designation to HLI. - Put in new Figure 1 and Figure 2. - Edited throughout to change from 8463 details to 8462 details. |
| 0.3 | 09/27/11 | - Put in new Figure 3. |
| 0.4 | 09/28/11 | - Put in new Figure 4. - Found two more HLL to HLI changes. - Re-did TOC and Figure TOC. |
| 0.5 | 11/28/11 | - Updated Figure 1 and Figure with GPIO pin info. - Updated Section 2.2 to be like 8463 equivalent. |
| 0.6 | 12/20/11 | - Updated Figure 1 and 2 with only power supply on SOC board. - Updated FAQ 4. |

© Micrel, Inc. 2011
All rights reserved

Micrel is a registered trademark of Micrel and its subsidiaries in the United States and certain other countries. All other trademarks are the property of their respective owners.

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
